TMP112-Q1

www.ti.com

SLOS887D – SEPTEMBER 2014 – REVISED DECEMBER 2015

Programming (continued)

Table 6 lists the pointer address of the registers available in the TMP112-Q1 device.Table 7 lists the bits of the

pointer register byte. During a write command, bytes P2 through P7 must always be 0.

Table 6. Pointer Addresses

P1

P0

REGISTER

0

0

Temperature register (read only [R])

0

1

Configuration register (read-write [R/W])

1

0

1

1

Table 7. Pointer Register Byte

P7

P6

P5

P4

P3

P2

P1

P0

0

0

0

0

0

0

Register Bits

7.5.2 Temperature Register

The temperature register of the TMP112-Q1 device is configured as a 12-bit read-only register (setting the EM bit

to 0 in the configuration register; see the Extended Mode (EM) section), or as a 13-bit read-only register (setting

the EM bit to 1 in the configuration register) that stores the output of the most recent conversion. Two bytes must

be read to obtain data and are listed in Table 8. Byte 1 is the most significant byte (MSB), followed by byte 2, the

least significant byte (LSB). The first 12 bits (13 bits in extended mode) are used to indicate temperature. The

least significant byte does not have to be read if that information is not needed.

BYTE

D7

D6

D5

D4

D3

D2

D1

D0

T11

T10

T9

T8

T7

T6

T5

T4

1

(T12)

(T11)

(T10)

(T9)

(T8)

(T7)

(T6)

(T5)

T3

T2

T1

T0

0

0

0

0

2

(T4)

(T3)

(T2)

(T1)

(T0)

(0)

(0)

(1)

(1)

Extended mode 13-bit configuration shown in parentheses.

7.5.3 Configuration Register

The configuration register is a 16-bit R/W register used to store bits that control the operational modes of the

temperature sensor. Read-write operations are performed MSB first. Table 9 lists the format and power-up and

reset values of the configuration register. For compatibility, the first byte corresponds to the configuration register

in the TMP75 and TMP275 devices. All registers are updated byte by byte.

Table 9. Configuration and Power-Up and Reset Formats

BYTE

D7

D6

D5

D4

D3

D2

D1

D0

OS

R1

R0

F1

F0

POL

TM

SD

1

0

1

1

0

0

0

0

0

CR1

CR0

AL

EM

0

0

0

0

2

1

0

1

0

0

0

0

0

7.5.3.1 Shutdown Mode (SD)

The shutdown mode bit saves maximum power by shutting down all device circuitry other than the serial

interface which reduces current consumption to typically less than 0.5

μA. Shutdown mode is enabled when the

SD bit is set to 1. When this bit is set to 1 the device shuts down when current conversion is completed. When

the SD bit is set to 0 the device maintains a continuous conversion state.

Copyright © 2014–2015, Texas Instruments Incorporated

Submit Documentation Feedback

17

Product Folder Links: TMP112-Q1