| Electronic Components Datasheet Search |
|
LM89 Datasheet(PDF) 22 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
LM89 Datasheet(HTML) 22 Page - Texas Instruments |
|
22 / 37 page ![]() LM89 SNIS128D – AUGUST 2002 – REVISED JUNE 2014 www.ti.com 9.6.7 Local And Remote Low Setpoint Registers (LLS, RLSHB, And RLSLB) Table 9. Local And Remote Low Setpoint Registers (LLS, RLSHB) (Read Address 06h, 08h, /Write Address 0Ch, 0Eh): BIT D7 D6 D5 D4 D3 D2 D1 D0 Value SIGN 64 32 16 8 4 2 1 For LLS and RLSHB: HIGH setpoint temperature data. Power up default is LHIGH = RHIGH = 0°C. 1 LSB = 1°C. Two's complement format. Table 10. Local And Remote Low Setpoint Registers (RLSLB) (Read/Write Address 14h): BIT D7 D6 D5 D4 D3 D2 D1 D0 Value 0.5 0.25 0.125 0 0 0 0 0 For RLSLB: Remote HIGH Setpoint Low Byte temperature data. Power up default is 0°C. 1 LSB = 0.125°C. Two's complement format. 9.6.8 Remote Temperature Offset Registers (RTOHB And RTOLB) Table 11. Remote Temperature Offset Registers (RTOHB)(Read/Write Address 11h): BIT D7 D6 D5 D4 D3 D2 D1 D0 Value SIGN 64 32 16 8 4 2 1 For RTOHB: Remote Temperature Offset High Byte. Power up default is LHIGH = RHIGH = 0°C. 1 LSB = 1°C. Two's complement format. Table 12. Remote Temperature Offset Registers (RTOLB) (Read/Write Address 12h): BIT D7 D6 D5 D4 D3 D2 D1 D0 Value 0.5 0.25 0.125 0 0 0 0 0 For RTOLB: Remote Temperature Offset High Byte. Power up default is 0°C. 1 LSB = 0.125°C. Two's complement format. The offset value written to these registers will automatically be added to or subtracted from the remote temperature measurement that will be reported in the Remote Temperature registers. 9.6.9 Local And Remote T_crit Registers (RCS And LCS) Table 13. Local And Remote T_CRIT Registers (RCS And LCS) (Read/Write Address 20h, 19h): BIT D7 D6 D5 D4 D3 D2 D1 D0 Value SIGN 64 32 16 8 4 2 1 D7–D0: T_CRIT setpoint temperature data. Power up default is Local T_CRIT = 85°C (LM89C and LM89-1C) or 105°C (LM89-1D), and Remote T_CRIT=110°C. 1 LSB = 1°C, two's complement format. 9.6.10 T_CRIT Hysteresis Register (TH) Table 14. T_CRIT Hysteresis Register (TH) (Read And Write Address 21h): BIT D7 D6 D5 D4 D3 D2 D1 D0 Value 16 8 4 2 1 22 Submit Documentation Feedback Copyright © 2002–2014, Texas Instruments Incorporated Product Folder Links: LM89 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |