| Electronic Components Datasheet Search |
|
SBT2 Datasheet(PDF) 26 Page - Panasonic Semiconductor |
|
|
|||||||||||||||||||||||||||||
SBT2 Datasheet(HTML) 26 Page - Panasonic Semiconductor |
|
26 / 30 page ![]() MN101EF93G 8-bit Single-chip Microcontroller Publication date: February 2015 26 PubNo. 21693-013E 1.5.4 A/D Converter Characteristics .. Even if A/D function is not used, the voltage of VREF+ pin must be set between 4.0 V and VDD5. .. D. A/D Converter Characteristics *10 VDD5 = 5.0 V VSS = 0 V Ta = -40 C to +85 C Parameter Symbol Conditions Rating Unit MIN TYP MAX D1 Resolution 10 Bits D2 Non-linearity error 1 VDD5=5.0 V, VSS=0 V VREF+=5.0 V TAD=800 ns ± 3 LSB D3 Differential non-linear- ity error 1 ± 3 D4 Zero transition voltage VDD5=5.0 V, VSS=0 V VREF+=5.0 V TAD=800 ns 10 30 mV D5 Full-scale transition voltage 4970 4990 D6 A/D conversion time TAD=800 ns 12.93 s D7 Sampling time TAD=800 ns 1.6 D8 Reference voltage VREF+ Note) 4.0 VDD5 V D9 Analog input voltage VSS VREF+ D10 Analog input leakage current Channel OFF VADIN=VSS to VDD5 ± 2 A D11 Reference voltage pin input leakage current Ladder resistance OFF VSS VREF+ VDD5 ± 5 D12 Ladder resistance RLADD VDD5=5.0 V 15 40 80 k *11 TAD is A/D conversion clock cycle. The specification values of D2 to D5 are guaranteed on the condition of VDD5=VREF+=5 V, VSS=0 V. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |