 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
LMK03318 Datasheet(PDF) 13 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
LMK03318 Datasheet(HTML) 13 Page - Texas Instruments |
|
|
13 / 136 page  LMK03318 www.ti.com SNAS669A – SEPTEMBER 2015 – REVISED DECEMBER 2015 8.20 2-Level Logic Input Characteristics (HW_SW_CTRL, PDN, GPIO[5:0]) VDD_IN, VDD_PLL, VDD_LDO, VDD_DIG = 3.3 V ± 5%, VDDO_x = 1.8 V ± 5%, 2.5 V ± 5%, 3.3 V ± 5%, TA = –40°C to +85°C PARAMETER TEST CONDITIONS MIN TYP MAX UNIT VIH Input high voltage 1.2 V VIL Input low voltage 0.6 V IIH Input high current VIH = VDD_DIG –40 40 µA IIL Input low current VIL = GND –40 40 µA CIN Input capacitance 2 pF 8.21 3-Level Logic Input Characteristics (REFSEL, GPIO[3:1]) VDD_IN, VDD_PLL, VDD_LDO, VDD_DIG = 3.3 V ± 5%, VDDO_x = 1.8 V ± 5%, 2.5 V ± 5%, 3.3 V ± 5%, TA = –40°C to +85°C PARAMETER TEST CONDITIONS MIN TYP MAX UNIT VIH Input high voltage 1.4 V VIM Input mid voltage 0.9 V VIL Input low voltage 0.4 V IIH Input high current VIH = VDD_DIG –40 40 µA IIL Input low current VIL = GND –40 40 µA CIN Input capacitance 2 pF 8.22 Analog Input Characteristics (GPIO[5]) VDD_IN, VDD_PLL, VDD_LDO, VDD_DIG = 3.3 V ± 5%, VDDO_x = 1.8 V ± 5%, 2.5 V ± 5%, 3.3 V ± 5%, TA = –40°C to +85°C, pulldown resistor on GPIO[5] to GND as specified below, HW_SW_CTRL = 0 PARAMETER TEST CONDITIONS MIN TYP MAX UNIT VCTRL Control voltage range 0 VDD_DIG V VSTEP Input voltage for XO 50 Ω to GND: Selects on-chip capacitive load set by 50 mV frequency offset step R88 and R89 selection on GPIO[5] 2.32 k Ω to GND: Selects on-chip capacitive load set 200 mV by R90 and R91 5.62 k Ω to GND: Selects on-chip capacitive load set 400 mV by R92 and R93 10.5 k Ω to GND: Selects on-chip capacitive load set 600 mV by R94 and R95 18.7 k Ω to GND: Selects on-chip capacitive load set 800 mV by R96 and R97 34.8 k Ω to GND: Selects on-chip capacitive load set 1000 mV by R98 and R99 84.5 k Ω to GND: Selects on-chip capacitive load set 1200 mV by R100 and R101 Left floating: Selects on-chip capacitive load set by 1400 mV R102 and R103 tDELAY Delay between voltage 100 ms changes on GPIO[5] pin Copyright © 2015, Texas Instruments Incorporated Submit Documentation Feedback 13 Product Folder Links: LMK03318 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
