Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

MEC1322 Datasheet(PDF) 418 Page - Microchip Technology

Part # MEC1322
Description  Keyboard and Embedded Controller for Notebook PC
PDF  456 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

MEC1322 Datasheet(HTML) 418 Page - Microchip Technology

Back Button MEC1322 Datasheet HTML 414Page - Microchip Technology MEC1322 Datasheet HTML 415Page - Microchip Technology MEC1322 Datasheet HTML 416Page - Microchip Technology MEC1322 Datasheet HTML 417Page - Microchip Technology MEC1322 Datasheet HTML 418Page - Microchip Technology MEC1322 Datasheet HTML 419Page - Microchip Technology MEC1322 Datasheet HTML 420Page - Microchip Technology MEC1322 Datasheet HTML 421Page - Microchip Technology MEC1322 Datasheet HTML 422Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 418 / 456 page
background image
MEC1322
DS00001719D-page 418
 2014 - 2015 Microchip Technology Inc.
FIGURE 38-25:
SPI SETUP AND HOLD TIMES, CLKPOL=0, TCLKPH=0, RCLKPH=0
FIGURE 38-26:
SPI SETUP AND HOLD TIMES, CLKPOL=0, TCLKPH=0, RCLKPH=1
38.17.1
SPI INTERFACE TIMINGS
The following timing diagrams represent a single-byte transfer over the SPI interface using different SPCLK phase set-
tings. Data bits are transmitted in bit order starting with the MSB (LSBF=‘0’) or the LSB (LSBF=‘1’). See the SPI Control
Register for information on the LSBF bit. The CS signal in each diagram is a generic bit-controlled chip select signal
required by most peripheral devices. This signal and additional chip selects can be GPIO controlled. Note that these
timings for Full Duplex Mode are also applicable to Half Duplex (or Bi-directional) mode.
TABLE 38-23: SPI SETUP AND HOLD TIMES PARAMETERS
NAME
DESCRIPTION
MIN
TYP
MAX
UNITS
T1
Data Output Delay
5
ns
T2
Data IN Setup Time
10
ns
T3
Data IN Hold Time
0
ns
SPDIN
SPDOUT
T1
T2
T3
SPCLK
(CLKPOL = 0,
TCLKPH = 0,
RCLKPH = 0)
Setup and Hold Times for
Full-Duplex and Bidrectional Modes
SPDIN
SPDOUT
T1
T2
T3
SPCLK
(CLKPOL = 0,
TCLKPH = 0,
RCLKPH = 1)
Setup and Hold Times for
Full-Duplex and Bidrectional Modes



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com