ICS1524 datasheet(10/24 Pages) ICST

10 / 24 page

ICS1524

ICS1524 Rev C 01/31/2003

Name:

Output Enable Register

6 h

Index:

Read / Write

Bit Name Bit # Reset Value Description

OE_Pck

Output Enable for DPACLK Outputs (PECL, Pins 21, 20 )

OE_Tck

Output Enable for DPACLK Output (SSTL_3 Pin 17)

OE_P2

Output Enable for CLK Outputs (PECL, Pins 23, 22)

OE_T2

Output Enable for CLK Output (SSTL_3, Pin 16)

OE_F

Output Enable for FUNC Output (SSTL_3, Pin 15)

Sel_1X

Select CLK Output Source (Pins 23, 22, 16)

Out_Scl

6-7

CLK Output Scaler (SSTL_3, Pin 16)

Bit

Name

Description

OE_Pck

Output Enable for DPACLK Outputs (PECL)

0 = High Z

1 = Enabled

OE_Tck

Output Enable for DPACLK Output (SSTL_3)

0 = High Z

1 = Enabled

OE_P2

Output Enable for CLK Outputs (PECL)

0 = High Z

1 = Enabled

OE_T2

Output Enable for CLK Output (SSTL_3)

0 = High Z

1 = Enabled

OE_F

Output Enable for FUNC Output (SSTL_3)

0 = High Z

1 = Enabled

Ck2_Inv

Select CLK Output Source (Pins 23, 22, 16)

0 = Half Speed DPA Delayed clock to CLK outputs

1 = Full Speed non-DPA Delayed clock to CLK outputs

6 -7

Out_Scl

Clock (CLK, pin 16) Scaler

ICS1524 Datasheet(PDF) 10 Page - Integrated Circuit Systems

ICS1524 Datasheet(HTML) 10 Page - Integrated Circuit Systems

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24

Datasheet Download

Link URL