Electronic Components Datasheet Search
  English  ▼

X  

ADAV4601 Datasheet(PDF) 55 Page - Analog Devices

Part # ADAV4601
Description  Audio Processor for Advanced TV
PDF  60 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

ADAV4601 Datasheet(HTML) 55 Page - Analog Devices

Back Button ADAV4601 Datasheet HTML 51Page - Analog Devices ADAV4601 Datasheet HTML 52Page - Analog Devices ADAV4601 Datasheet HTML 53Page - Analog Devices ADAV4601 Datasheet HTML 54Page - Analog Devices ADAV4601 Datasheet HTML 55Page - Analog Devices ADAV4601 Datasheet HTML 56Page - Analog Devices ADAV4601 Datasheet HTML 57Page - Analog Devices ADAV4601 Datasheet HTML 58Page - Analog Devices ADAV4601 Datasheet HTML 59Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 55 / 60 page
background image
ADAV4601
Rev. B | Page 55 of 60
Bit No.
Bit Name
Description
Default
Bit[2]
Clear mute
Set to 1 to unmute the ADAV4601 when the external pin has been used to mute the
part and the mute clear select bit is set. Having performed the required action, this bit
automatically resets to 0.
0
0b = no change
1b = clear pin mute
Bit[1]
Mute status (read-only)
Displays the status of the ADAV4601 mute.
0
0b = currently unmuting or unmuted
1b = currently muting or muted
Bit[0]
Mute flag (read-only)
Set to 1 when the ADAV4601 is in mute.
0
0b = unmuted
1b = muted
Address 0x0019 PWM Status Register (Default: 0x0000)
Table 55.
Bit No.
Bit Name
Description
Default
Bits[15:4]
Reserved
Always write as 0 if writing to this register.
000000000000
Bit[3]
PWM4 status
Set when the PWM4 outputs have gone from zero to 50/50 duty cycle.
0
0b = PWM4 disabled
1b = PWM4 enabled
Bits[2]
PWM3 status
Set when the PWM3 outputs have gone from zero to 50/50 duty cycle.
0
0b = PWM3 disabled
1b = PWM3 enabled
Bits[1]
PWM2 status
Set when the PWM2 outputs have gone from zero to 50/50 duty cycle.
0
0b = PWM2 disabled
1b = PWM2 enabled
Bit[0]
PWM1 status
Set when the PWM1 outputs have gone from zero to 50/50 duty cycle.
0
0b = PWM1 disabled
1b = PWM1 enabled
Address 0x001F PWM Control Register (Default: 0x1070)
Table 56.
Bit No.
Bit Name
Description
Default
Bits[15:14]
PWM ready configure
00b = PWM ready forced low
00
01b = PWM ready forced high
10b = PWM ready late
11b = PWM ready early
Bit[13]
Reserved
Always write as 0 if writing to this register.
0
Bit[12]
Reserved
Always write a 1 if writing to this register
1
Bits[11:7]
Reserved
Always write as 0 if writing to this register.
00000
Bits[6:4]
Reserved
Always write a 1 if writing to this register.
111
Bits[3:0]
Reserved
Always write as 0 if writing to this register.
0000



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com