Electronic Components Datasheet Search
  English  ▼

X  

DAC0854CIWM Datasheet(PDF) 10 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
Part # DAC0854CIWM
Description  8-Bit Voltage-Output
PDF  14 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NSC [National Semiconductor (TI)]
Direct Link  http://www.national.com
Logo NSC - National Semiconductor (TI)

DAC0854CIWM Datasheet(HTML) 10 Page - National Semiconductor (TI)

Back Button DAC0854CIWM Datasheet HTML 6Page - National Semiconductor (TI) DAC0854CIWM Datasheet HTML 7Page - National Semiconductor (TI) DAC0854CIWM Datasheet HTML 8Page - National Semiconductor (TI) DAC0854CIWM Datasheet HTML 9Page - National Semiconductor (TI) DAC0854CIWM Datasheet HTML 10Page - National Semiconductor (TI) DAC0854CIWM Datasheet HTML 11Page - National Semiconductor (TI) DAC0854CIWM Datasheet HTML 12Page - National Semiconductor (TI) DAC0854CIWM Datasheet HTML 13Page - National Semiconductor (TI) DAC0854CIWM Datasheet HTML 14Page - National Semiconductor (TI)  
Zoom Inzoom in Zoom Outzoom out
 10 / 14 page
background image
Digital Interface
The DAC0854 has two interface modes a WRITE mode
and a READ mode The WRITE mode is used to convert an
8-bit digital input word into a voltage The READ mode is
used to read back the digital data that was sent to one or all
of the DACs These modes are selected by the appropriate
setting of the RDWR bit which is part of the instruction
byte The instruction byte precedes the data byte at the DI
pin In both modes a high level on the Start Bit (SB) alerts
the DAC to respond to the remainder of the input stream
Table I lists the instruction set for the WRITE mode when
writing to only a single DAC and Table II lists the instruction
set for a global write The DACs are always written to LSB
first All DACs will be written to if the global bit (G) is high
DAC 1 is written to first then DACs 2 3 and 4 (in that order)
If the update bit is high then the DAC output will be updated
on the rising edge of CS otherwise the new data byte will
be placed only in the input register Chip Select (CS) must
remain low for at least one clock cycle after the last data bit
has been entered (See
Figures 1 and 2 )
TABLE I WRITE Mode Instruction Set (Writing to a Single DAC)
SB
RDWR
G
U
A1
A0
Description
Bit
1
Bit
2
Bit
3 Bit
4 Bit
5 Bit
6
1
0
0000
Write DAC 1 no update of DAC outputs
1
0
0001
Write DAC 2 no update of DAC outputs
1
0
0010
Write DAC 3 no update of DAC outputs
1
0
0011
Write DAC 4 no update of DAC outputs
1
0
0100
Write DAC 1 update DAC 1 on CS rising edge
1
0
0101
Write DAC 2 update DAC 2 on CS rising edge
1
0
0110
Write DAC 3 update DAC 3 on CS rising edge
1
0
0111
Write DAC 4 update DAC 4 on CS rising edge
TABLE II WRITE Mode Instruction Set (Writing to all DACs)
SB
RDWR
GU
Description
Bit
1
Bit
2
Bit
3
Bit
4
1
0
1
0
Write all DACs no update of outputs
1
0
1
1
Write all DACs update all outputs on CS rising edge
10



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com