| Electronic Components Datasheet Search |
|
CLC020 Datasheet(PDF) 13 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
CLC020 Datasheet(HTML) 13 Page - Texas Instruments |
|
13 / 20 page ![]() CLC020 www.ti.com SNLS046E – FEBRUARY 2000 – REVISED APRIL 2013 The jitter test setup used to obtain values quoted in the data sheet consists of: • Texas Instruments SD020EVK, CLC020 evaluation kit • Tektronix TG2000 signal generation platform with DVG1 option • Tektronix VM700T Option 1S Video Measurement Set • Tektronix TDS 794D, Option C2 oscilloscope • Tektronix P6339A passive probe • 75 Ohm coaxial cable, 3ft., Belden 8281 or RG59 (2 required) • ECL-to-TTL/CMOS level converter/amplifier, Figure 11 Apply the black-burst reference clock from the TG2000 signal generator's BG1 module 27MHz clock output to the level converter input. The clock amplitude converter schematic is shown in Figure 10. Adjust the input bias control to give a 50% duty cycle output as measured on the oscilloscope/probe system. Connect the level translator to the SD020EVK board, connector P1, PCLK pins (the outer-most row of pins is ground). Configure the SD020EVK to operate in the NTSC colour bars, BIST mode. Configure the VM700T to make the jitter measurement in the jitter FFT mode at the frame rate with 1kHz filter bandwidth and Hanning window. Configure the setup as shown in Figure 10. Switch the test equipment on (from standby mode) and allow all equipment temperatures stabilize per manufacturer's recommendation. Measure the jitter value after allowing the instrument's reading to stabilize (about 1 minute). Consult the VM700T Video Measurement Set Option 1S Serial Digital Measurements User Manual (document number 071-0074-00) for details of equipment operation. The VM700T measurement system's jitter floor specification at 270Mbps is given as 200ps ±20% (100ps ±5% typical) of actual components from 50Hz to 1MHz and 200ps +60%, -30% of actual components from 1MHz to 10MHz. To obtain the actual residual jitter of the CLC020, a root-sum-square adjustment of the jitter reading must be made to compensate for the measurement system's jitter floor specification. For example, if the jitter reading is 250ps, the CLC020 residual jitter is the square root of (2502 − 2002) = 150ps. The accuracy limits of the reading as given above apply. Figure 10. Jitter Test Circuit Figure 11. ECL-to-TTL/CMOS level converter/amplifer Copyright © 2000–2013, Texas Instruments Incorporated Submit Documentation Feedback 13 Product Folder Links: CLC020 |
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |