Electronic Components Datasheet Search
  English  ▼

X  

COP8CCE9IMT7/NOPB Datasheet(PDF) 39 Page - Texas Instruments

Part # COP8CCE9IMT7/NOPB
Description  8-Bit CMOS Flash Microcontroller with 8k Memory, Virtual EEPROM
PDF  101 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

COP8CCE9IMT7/NOPB Datasheet(HTML) 39 Page - Texas Instruments

Back Button COP8CCE9IMT7/NOPB Datasheet HTML 35Page - Texas Instruments COP8CCE9IMT7/NOPB Datasheet HTML 36Page - Texas Instruments COP8CCE9IMT7/NOPB Datasheet HTML 37Page - Texas Instruments COP8CCE9IMT7/NOPB Datasheet HTML 38Page - Texas Instruments COP8CCE9IMT7/NOPB Datasheet HTML 39Page - Texas Instruments COP8CCE9IMT7/NOPB Datasheet HTML 40Page - Texas Instruments COP8CCE9IMT7/NOPB Datasheet HTML 41Page - Texas Instruments COP8CCE9IMT7/NOPB Datasheet HTML 42Page - Texas Instruments COP8CCE9IMT7/NOPB Datasheet HTML 43Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 39 / 101 page
background image
COP8CCE9
www.ti.com
SNOS978J – JUNE 2001 – REVISED MARCH 2013
Figure 18. Functional Block Diagram for Idle Timer T0
Table 16. Idle Timer Window Length
Idle Timer Period
ITSEL2
ITSEL1
ITSEL0
High Speed
Dual Clock or
Mode
Low Speed Mode
0
0
0
4,096 inst. cycles
0.125 seconds
0
0
1
8,192 inst. cycles
0.25 seconds
0
1
0
16,384 inst. cycles
0.5 seconds
0
1
1
32,768 inst. cycles
1 second
1
0
0
65,536 inst. cycles
2 seconds
1
0
1
Reserved - Undefined
1
1
0
Reserved - Undefined
1
1
1
Reserved - Undefined
The ITSEL bits of the ITMR register are cleared on Reset and the Idle Timer period is reset to 4,096 instruction
cycles.
ITMR Register
CCK
LSON
HSON
DCEN
RSVD
ITSEL2
ITSEL1
ITSEL0
SEL
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Bits 7–4: Described in Power Saving Features .
Note: Documentation for previous COP8 devices, which included the Programmable Idle Timer, recommended
the user write zero to the high order bits of the ITMR Register. If existing programs are updated to use this
device, writing zero to these bits will cause the device to reset (see Power Saving Features ).
RSVD: This bit is reserved and must be set to 0.
ITSEL2:0: Selects the Idle Timer period as described in Table 16 , Idle Timer Window Length.
Any time the IDLE Timer period is changed there is the possibility of generating a spurious IDLE Timer interrupt
by setting the T0PND bit. The user is advised to disable IDLE Timer interrupts prior to changing the value of the
ITSEL bits of the ITMR Register and then clear the T0PND bit before attempting to synchronize operation to the
IDLE Timer.
Copyright © 2001–2013, Texas Instruments Incorporated
Submit Documentation Feedback
39
Product Folder Links: COP8CCE9



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com