| Electronic Components Datasheet Search |
|
BQ32002D Datasheet(PDF) 13 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
BQ32002D Datasheet(HTML) 13 Page - Texas Instruments |
|
13 / 29 page ![]() 13 BQ32002 www.ti.com SLUSA96B – AUGUST 2010 – REVISED APRIL 2016 Product Folder Links: BQ32002 Submit Documentation Feedback Copyright © 2010–2016, Texas Instruments Incorporated 7.6.2 Normal Register Descriptions Table 4. SECONDS Register Address 0x00 Name SECONDS Initial Value 0XXXXXXb Description Clock seconds and STOP bit D7 D6 D5 D4 D3 D2 D1 D0 BIT(S) STOP 10_SECOND 1_SECOND Name r/w r/w r/w Read/Write 0 X X X X X X X Initial UC UC UC UC UC UC UC UC Cycle STOP Oscillator stop. The STOP bit is used to force the oscillator to stop oscillating. STOP is set to 0 on initial application of power, on all subsequent power cycles STOP remains unchanged. On initial power application STOP can be written to 1 and then written to 0 to force start the oscillator. 0 Normal 1 Stop 10_SECOND BCD of tens of seconds. The 10_SECOND bits are the BCD representation of the number of tens of seconds on the clock. Valid values are 0 to 5. If invalid data is written to 10_SECOND, the clock will update with invalid data in 10_SECOND until the counter rolls over; thereafter, the data in 10_SECOND is valid. Time keeping registers can take up to 1 second to update after the RTC switches from backup power supply to main power supply. 1_SECOND BCD of seconds. The 1_SECOND bits are the BCD representation of the number of seconds on the clock. Valid values are 0 to 9. If invalid data is written to 1_SECOND, the clock will update with invalid data in 1_SECOND until the counter rolls over; thereafter, the data in 1_SECOND is valid. Time keeping registers can take up to 1 second to update after the RTC switches from backup power supply to main power supply. Table 5. MINUTES Register Address 0x01 Name MINUTES Initial Value 1XXXXXXb Description Clock minutes D7 D6 D5 D4 D3 D2 D1 D0 BIT(S) OF 10_MINUTE 1_MINUTE Name r/w r/w r/w Read/Write 1 X X X X X X X Initial 0 UC UC UC UC UC UC UC Cycle OF Oscillator fail flag. The OF bit is a latched flag indicating when the 32.768-kHz oscillator has dropped at least four consecutive pulses. The OF flag is always set on initial power-up, and it can be cleared through the serial interface. When OF is 0, no oscillator failure has been detected. When OF is 1, the oscillator fail detect circuit has detected at least four consecutive dropped pulses. 0 No failure detected 1 Failure detected 10_MINUTE BCD of tens of minutes. The 10_MINUTE bits are the BCD representation of the number of tens of minutes on the clock. Valid values are 0 to 5. If invalid data is written to 10_MINUTE, the clock will update with invalid data in 10_MINUTE until the counter rolls over; thereafter, the data in 10_MINUTE is valid. Time keeping registers can take up to 1 second to update after the RTC switches from backup power supply to main power supply. 1_MINUTE BCD of minutes. The 1_MINUTE bits are the BCD representation of the number of minutes on the clock. Valid values are 0 to 9. If invalid data is written to 1_MINUTE, the clock will update with invalid data in 1_MINUTE until the counter rolls over; thereafter, the data in 1_MINUTE is valid. Time keeping registers can take up to 1 second to update after the RTC switches from backup power supply to main power supply. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |