Electronic Components Datasheet Search
  English  ▼

X  

37C669 Datasheet(PDF) 9 Page - SMSC Corporation

Part # 37C669
Description  PC 98/99 COMPLIANT SUPER I/O FLOPPY DISK CONTROLLER WITH INFRARED SUPPORT
PDF  164 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SMSC [SMSC Corporation]
Direct Link  http://www.smsc.com
Logo SMSC - SMSC Corporation

37C669 Datasheet(HTML) 9 Page - SMSC Corporation

Back Button 37C669 Datasheet HTML 5Page - SMSC Corporation 37C669 Datasheet HTML 6Page - SMSC Corporation 37C669 Datasheet HTML 7Page - SMSC Corporation 37C669 Datasheet HTML 8Page - SMSC Corporation 37C669 Datasheet HTML 9Page - SMSC Corporation 37C669 Datasheet HTML 10Page - SMSC Corporation 37C669 Datasheet HTML 11Page - SMSC Corporation 37C669 Datasheet HTML 12Page - SMSC Corporation 37C669 Datasheet HTML 13Page - SMSC Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 164 page
background image
9
DESCRIPTION OF PIN FUNCTIONS
QFP/
TQFP
PIN NO.
NAME
SYMBOL
BUFFER
TYPE
DESCRIPTION
89
Transmit Data 2
TXD2/IRTX
O24
Transmit serial data output for port 2. IR
transmit data.
78
Receive Data 1
RXD1
I
Reciever serial data input for port 1.
79
Transmit Data 1
TXD1
024
Transmit serial data output for port 1.
81,91
nRequest to
Send
(System Option)
nRTS1
nRTS2
(SYSOPT)
O4
Active low Request to Send outputs for the
Serial
Port.
Handshake
output
signal
notifies modem that the UART is ready to
transmit
data.
This
signal
can
be
programmed by writing to bit 1 of Modem
Control Register (MCR).
The hardware
reset will reset the nRTS signal to inactive
mode (high).
Forced inactive during loop
mode operation.
At the trailing edge of hardware reset, the
nRTS2 input is latched to determine the
configuration base address.
0 : INDEX Base I/O Address = 3F0 Hex
1 : INDEX Base I/O Address = 370 Hex
83,93
nData Terminal
Ready
nDTR1
nDTR2
O4
Active low Data Terminal Ready outputs for
the serial port.
Handshake output signal
notifies modem that the UART is ready to
establish data communication link.
This
signal can be programmed by writing to bit
0 of Modem Control Register (MCR). The
hardware reset will reset the nDTR signal to
inactive mode (high).
Forced inactive
during loop mode operation.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com