CS5516-ASZ datasheet(9/41 Pages) CIRRUS

9 / 41 page

SWITCHING CHARACTERISTICS (TA = TMIN to TMAX; VA+, VD+ = 5V ± 5%;

VA-, VD- = -5V

±5%; Input Levels: Logic 0 = 0V, Logic 1 = VD+; CL = 50 pF)

Parameter

Symbol

Min

Typ

Max

Units

Master Clock Frequency: Internal Oscillator / External Clock

XIN

1.0

4.096

5.0

MHz

Master Clock Duty Cycle

Rise Times

Any Digital Input

(Note 18)

Any Digital Output

trise

1.0

µs

Fall Times

Any Digital Input

(Note 18)

Any Digital Output

tfall

1.0

µs

Startup

Power-on Reset Period

tpor

100

Oscillator Start-up Time

XTAL = 4.9152 MHz(Note 19)

tost

-60

RST Pulse Width

tres

1/XIN

Serial Port Timing

Serial Clock Frequency

SCLK

2.4

MHz

Serial Clock

Pulse Width High

Pulse Width Low

200

SID Write Timing

CS Enable to Valid Latch Clock

150

Data Set-up Time prior to SCLK rising

Data Hold Time After SCLK Rising

SCLK Falling Prior to CS Disable

SOD Read Timing

CS to Data Valid

150

SCLK Falling to New Data Bit

170

SCLK Falling to SOD Hi-Z

200

DRDY Falling to Valid Data

(CS = 0)

t10

150

CS Rising to SOD Hi-Z

t11

150

CS Disable Hold Time

t12

CS Enable Set-up Time

t13

150

CS Enable Hold Time

t14

CS Disable Set-up Time

t15

150

Notes: 18. Specified using 10% and 90% points on waveform of interest. Output loaded with 50 pF.

19. Oscillator start-up time varies with crystal parameters. This specification does not apply when using

an external clock source.

CS5516, CS5520

DS74F1

DS74F2

CS5516-ASZ Datasheet(PDF) 9 Page - Cirrus Logic

CS5516-ASZ Datasheet(HTML) 9 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41

Datasheet Download

Link URL