Electronic Components Datasheet Search
  English  ▼

X  

TLC5973DR Datasheet(PDF) 21 Page - Texas Instruments

Click here to check the latest version.
Part # TLC5973DR
Description  TLC5973 3-Channel, 12-Bit, PWM Constant-Current LED Driver with Single-Wire Interface (EasySet)
PDF  34 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

TLC5973DR Datasheet(HTML) 21 Page - Texas Instruments

Back Button TLC5973DR Datasheet HTML 17Page - Texas Instruments TLC5973DR Datasheet HTML 18Page - Texas Instruments TLC5973DR Datasheet HTML 19Page - Texas Instruments TLC5973DR Datasheet HTML 20Page - Texas Instruments TLC5973DR Datasheet HTML 21Page - Texas Instruments TLC5973DR Datasheet HTML 22Page - Texas Instruments TLC5973DR Datasheet HTML 23Page - Texas Instruments TLC5973DR Datasheet HTML 24Page - Texas Instruments TLC5973DR Datasheet HTML 25Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 34 page
background image
12-Bit Write
Command
Decoder
MSB
Write
Command
Bit 11
36 Bits
36
---
47
LSB
0
---
11
12
24
35
36 Bits
12 Bits
Write Command = 3AAh (001110101010b)
GS Data
Latch Pulse
(Internal)
Write
Command
Bit 0
---
23
LSB
OUT0
GS Data
Bit 11
0
---
11
12
24
---
35
---
23
OUT0
GS Data
Bit 0
OUT1
GS Data
Bit 11
OUT1
GS Data
Bit 0
OUT2
GS Data
Bit 11
OUT2
GS Data
Bit 0
---
OUT0
GS Data
Bit 11
OUT0
GS Data
Bit 0
OUT1
GS Data
Bit 11
OUT1
GS Data
Bit 0
OUT2
GS Data
Bit 11
OUT2
GS Data
Bit 0
MSB
The internal latch pulse is generated after 8 t
without SDI clocking.
CYCLES
Shift Data (Internal)
Shift Clock (Internal)
48-Bit Shift Register
36-Bit GS Data Latch
To Grayscale Timing
Control Circuit
TLC5973
www.ti.com
SBVS225B – MARCH 2013 – REVISED MAY 2014
8.6 Register Maps
8.6.1 Register and Data Latch Configuration
The TLC5973 has a 48-bit shift register and a 36-bit data latch that stores GS data. When the internal GS data
latch pulse is generated and the data of the 12 MSBs in the shift register are 3AAh, the lower 36-bit data in the
48-bit shift register are copied into the 36-bit GS data latch. If the data of the 12 MSBs is not 3AAh, the 36-bit
data are not copied into the 36-bit GS data latch. Figure 21 shows the shift register and GS data latch
configurations. Table 3 shows the 48-bit shift register bit assignment.
Figure 21. Common Shift Register and Control Data Latches Configuration
Table 3. 48-Bit Shift Register Data Bit Assignment
BITS
BIT NAME
CONTROLLED CHANNEL/FUNCTIONS
0 to 11
GSOUT2
GS data bits 0 to 11 for OUT2
12 to 23
GSOUT1
GS data bits 0 to 11 for OUT1
24 to 35
GSOUT0
GS data bits 0 to 11 for OUT0
Data write command (3AAh) for GS data.
The lower 36-bit GS data in the 48-bit shift register are copied to the GS data latch
36 to 47
WRTCMD
when the internal GS latch is generated (when these data bits are 3AAh,
001110101010b).
Copyright © 2013–2014, Texas Instruments Incorporated
Submit Documentation Feedback
21
Product Folder Links: TLC5973



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com