Electronic Components Datasheet Search
  English  ▼

X  

TLC5973DR Datasheet(PDF) 9 Page - Texas Instruments

Click here to check the latest version.
Part # TLC5973DR
Description  TLC5973 3-Channel, 12-Bit, PWM Constant-Current LED Driver with Single-Wire Interface (EasySet)
PDF  34 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

TLC5973DR Datasheet(HTML) 9 Page - Texas Instruments

Back Button TLC5973DR Datasheet HTML 5Page - Texas Instruments TLC5973DR Datasheet HTML 6Page - Texas Instruments TLC5973DR Datasheet HTML 7Page - Texas Instruments TLC5973DR Datasheet HTML 8Page - Texas Instruments TLC5973DR Datasheet HTML 9Page - Texas Instruments TLC5973DR Datasheet HTML 10Page - Texas Instruments TLC5973DR Datasheet HTML 11Page - Texas Instruments TLC5973DR Datasheet HTML 12Page - Texas Instruments TLC5973DR Datasheet HTML 13Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 34 page
background image
t
R1
t
F0
fCLK(SDI)
SDI
SDO
t
D0
t
D1
t
D1
OUT0
ON
OFF
ON
OFF
ON
OFF
t
F1
(V
)
OUTnH
(V
)
OUTnL
OUT1
OUT2
VCC
Data Transfer
Period Memory
(Internal in 1st Device)
1st Device
1st Data (0)
fCLK(SDI)
Data transfer period (t
CYCLE) is stored.
tSDI
t
WO
tWL
tWH
OUTEN Signal
(Internal)
Low = SDI data are not output from SDO.
SCLK Signal
(Internal in 1st Device)
48-Bit Shift Register MSB
(Internal in 1st Device)
48-Bit Shift Register MSB-1
(Internal in 1st Device)
48-Bit Shift Register LSB+1
(Internal in 1st Device)
Recognized Data,
SIN Signal
(Internal in 1st Device)
48-Bit Shift Register LSB
(Internal in 1st Device)
GSLAT Signal
(Internal in 1st Device)
New GS Data
t
R0
(All GS data are ‘0’ when VCC powers up.)
Data transfer period (t
CYCLE) is stored.
2nd
Data (0)
3rd
Data (1)
4th
Data (1)
5th
Data (1)
48th
Data (0)
2nd Device
1st Data (0)
2nd
Data (0)
48th
Data (0)
1st Device
1st Data (0)
1st Data (0)
47th
Data
48th Data (0)
4th Data (1)
3rd Data (1)
2nd Data (0)
5th Data (1)
1st Data (0)
4th Data (1)
3rd Data (1)
2nd Data (0)
5th Data (1)
4th Data (1)
1st Data (0)
3rd Data (1)
2nd Data (0)
1st Data (0)
1st Data (0)
48th Data (0)
3rd Data (0)
2nd Data (0)
(1)
(1)
(1)
SCLK Signal
(Internal in 2nd Device)
48th Data (0)
47th
Data
47th Data
2nd Data (0)
1st Data (0)
46th
Data
High = SDI data are output from SDO.
1st Data (0)
(All GS data are ‘0’ when VCC powers up.)
47th Data (0)
48th Data (0)
New GS Data
36-Bit GS Data Latch
(Internal in 1st Device)
GS Data Latch
(Internal in 2nd Device)
GSLAT Signal
(Internal in 2nd Device)
48-Bit Shift Register LSB
(Internal in 2nd Device)
t
(for EOS)
H0
t
(for GSLAT)
H1
48th Data (0)
TLC5973
www.ti.com
SBVS225B – MARCH 2013 – REVISED MAY 2014
Timing Diagrams (continued)
(1) OUTn on-time changes, depending on the data in the 36-bit GS data latch.
Figure 11. Data Write and OUTn Switching Timing
Copyright © 2013–2014, Texas Instruments Incorporated
Submit Documentation Feedback
9
Product Folder Links: TLC5973



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com