www.ti.com

LINEARITY, OFFSET, AND GAIN ERROR SUING SINGLE END SUPPLIES

DAC Code

Output

Voltage

0 V

Negative

Offset

GENERAL FUNCTION

2 REF

CODE

0x1000

[V]

TLV5619

SLAS172F – DECEMBER 1997 – REVISED FEBRUARY 2004

APPLICATION INFORMATION (continued)

When an amplifier is operated from a single supply, the voltage offset can still be either positive or negative. With

a positive offset, the output voltage changes on the first code change. With a negative offset the output voltage

may not change with the first code depending on the magnitude of the offset voltage.

The output amplifier attempts to drive the output to a negative voltage. However, because the most negative

supply rail is ground, the output cannot drive below ground and clamps the output at 0 V.

The output voltage remains at zero until the input code value produces a sufficient positive output voltage to

overcome the negative offset voltage, resulting in the transfer function shown in Figure 10.

Figure 10. Effect of Negative Offset (Single Supply)

This offset error, not the linearity error, produces this breakpoint. The transfer function would have followed the

dotted line if the output buffer could drive below the ground rail.

For a DAC, linearity is measured between zero input code (all inputs 0) and full scale code (all inputs 1) after

offset and full scale are adjusted out or accounted for in some way. However, single supply operation does not

allow for adjustment when the offset is negative due to the breakpoint in the transfer function. So the linearity is

measured between full scale code and the lowest code that produces a positive output voltage.

The TLV5619 is a 12-bit, single supply DAC, based on a resistor string architecture. It consists of a parallel

interface, a power down control logic, a resistor string, and a rail-to-rail output buffer. The output voltage (full

scale determined by reference) is given by:

Where REF is the reference voltage and CODE is the digital input value, range 0x000 to 0xFFF. A power on

reset initially puts the internal latches to a defined state (all bits zero).

11