TMS320VC5510 datasheet(27/90 Pages) TI1

27 / 90 page

Functional Overview

June 2000 − Revised September 2007

SPRS076O

3.2.1 System Register (SYSR)

The 5510/5510A system register (SYSR) provides control over certain device-specific functions. SYSR is

located at port address 07FDh.

Reserved

HPE

HBH

BOOTM3

Reserved

CLKDIV

R−000000

R/W−1

R/W−0

R−0

R/W−0

R/W−000

LEGEND: R = Read, W = Write, n = value after reset

Figure 3−3. System Register (SYSR) Bit Layout

Table 3−5. System Register (SYSR) Bit Functions

BIT

NO.

BIT

NAME

RESET

VALUE

FUNCTION

15−10

Reserved

000000

These bits are reserved and are unaffected by writes.

HPE

EHPI pullup/pulldown enable. Enables the internal pullups on the EHPI control pins HDS1, HDS2, HCS,

HAS, HR/W, HMODE, HCNTL0, and HA1/HCNTL1. Enables the internal pulldowns on EHPI control pins

HBE0 and HBE1.

HPE = 0

Pullups and pulldowns disabled

HPE = 1

Pullups and pulldowns enabled.

EMIF data bus holder enable. Enables internal bus holders on D[31:0].

BH = 0

EMIF data bus holders disabled.

BH = 1

EMIF data bus holders enabled.

HBH

EHPI data bus holder enable. Enables internal bus holders on HD[15:0].

HBH = 0

EHPI data bus holders disabled.

HBH = 1

EHPI data bus holders enabled.

BOOTM3

BOOTM3 status. This read-only bit represents the state of the BOOTM3 pin.

Reserved

This bit is reserved and is unaffected by writes.

Reserved

This bit is reserved and must be written as 0.

Reserved

This bit is reserved and is unaffected by writes.

2−0

CLKDIV

000

CLKOUT divide factor. Allows the clock present on the CLKOUT pin to be a divided-down version of the

internal CPU clock. This field does not affect the programming of the PLL

CLKDIV = 000

CLKOUT represents the CPU clock divided by 1

CLKDIV = 001

CLKOUT represents the CPU clock divided by 2

CLKDIV = 010

CLKOUT represents the CPU clock divided by 4

CLKDIV = 011

CLKOUT represents the CPU clock divided by 6

CLKDIV = 100

CLKOUT represents the CPU clock divided by 8

CLKDIV = 101

CLKOUT represents the CPU clock divided by 10

CLKDIV = 110

CLKOUT represents the CPU clock divided by 12

CLKDIV = 111

CLKOUT represents the CPU clock divided by 14

TMS320VC5510 Datasheet(PDF) 27 Page - Texas Instruments

TMS320VC5510 Datasheet(HTML) 27 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90

Datasheet Download

Link URL