ACS764 datasheet(7/22 Pages) ALLEGRO

7 / 22 page

Fully Integrated, Hall-Effect Based Current Sensor IC with I2C

Digital Output and Low-Resistance Current Conductor

ACS764

Allegro MicroSystems, LLC

115 Northeast Cutoff

Worcester, Massachusetts 01615-0036 U.S.A.

1.508.853.5000; www.allegromicro.com

I2C INTERFACE CHARACTERISTICS* Valid at an ambient temperature range of –20°C to 125°C and VCC = 3.3 V; unless otherwise noted

Characteristics

Symbol

Test Conditions

Min.

Typ.

Max.

Unit

Bus Free Time Between Stop and Start

tBUF

1.3

–

μs

Hold Time Start Condition

thdSTA

0.6

–

μs

Setup Time for Repeated Start Condition

tsuSTA

0.6

–

μs

SCL Low Time

tLOW

1.3

–

μs

SCL High Time

tHIGH

0.6

–

μs

Data Setup Time

tsuDAT

100

–

Data Hold Time

thdDAT

–

900

Setup Time for Stop Condition

tsuSTO

0.6

–

μs

Logic Input Low Level (SDA, SCL pins)

VIL

−−

0.3×VCC

Logic Input High Level (SDA, SCL pins)

VIH

0.7×VCC

−−

Logic Input Current

IIN

VIN = 0 V to VCC

−1

−

μA

Output Voltage (SDA pin)

VOL

RPU = 1 kΩ, CB = 100 pF

−−

0.2 ×VCC

Logic Input Rise Time (SDA, SCL pins)

−−

300

Logic Input Fall time (SDA, SCL pins)

−−

300

SDA Output Rise Time

RPU = 1 kΩ, CB = 100 pF

−−

300

SDA Output Fall Time

RPU = 1 kΩ, CB = 100 pF

−−

300

Clock Frequency (SCL pin)

fCLK

−−

400

kHz

SDA and SCL Bus Pull-up Resistor

RPU

−

kΩ

Total Capacitive Load for Each of SDA

and SCL Buses

−−

100

*I2C interface characteristics are ensured by designed but are not factory tested.

SDA

SCL

tsuSTA thdSTA

tsuDAT

thdDAT

tsuSTO

tBUF

tLOW

tHIGH

I2C Interface Timing Diagram

ACS764 Datasheet(PDF) 7 Page - Allegro MicroSystems

ACS764 Datasheet(HTML) 7 Page - Allegro MicroSystems

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22

Datasheet Download

Link URL