Connection Diagram

Leadless Leadframe Package (LQ)

(Top View)

20082402

Note: Analog GND connected through exposed die attached pad.

Pin Description

Pin No.

Pin Name

I/O

Description

1

Fin

I

IF PLL buffer/prescaler input. Small signal input from the VCO.

2V

CC

—

Power supply bias for the IF PLL analog circuits. V

Bypass capacitors should be placed as close as possible to this pin and be connected

directly to the ground plane on the printed circuit board.

3

CPout

O

IF PLL charge pump output. The output is connected to the external loop filter, which

drives the input of the IF VCO.

4

NC

—

No Connect. Do not connect to any node on the printed circuit board.

5

LE

I

MICROWIRE Latch Enable Input. High impedance CMOS input. When LE transitions

from LOW to HIGH, DATA stored in the shift register is loaded into one of 6 internal

control registers.

6

CLK

I

MICROWIRE Clock Input. High impedance CMOS input. DATA is clocked into the 24-bit

shift register on the rising edge of CLK.

7

DATA

I

MICROWIRE Data Input. High impedance CMOS input. Binary serial data. The MSB of

DATA is shifted in first.

8V

DD

—

Power supply bias for the RF VCO. V

capacitors should be placed as close as possible to this pin and be connected directly

to the ground plane on the printed circuit board.

9

NC

—

No Connect. Do not connect to any node on the printed circuit board.

10

NC

—

No Connect. Do not connect to any node on the printed circuit board.

11

NC

—

No Connect. Do not connect to any node on the printed circuit board.

12

NC

—

No Connect. Do not connect to any node on the printed circuit board.

13

V

DD

—

Power supply bias for the RF VCO. V

capacitors should be placed as close as possible to this pin and be connected directly

to the ground plane on the printed circuit board.

14

V

DD

—

Power supply bias for the RF VCO output buffer. V

Bypass capacitors should be placed as close as possible to this pin and be connected

directly to the ground plane on the printed circuit board.

15

RFout

O

Buffered RF VCO output.

16

V

CC

—

Power supply bias for the RF PLL prescaler. V

capacitors should be placed as close as possible to this pin and be connected directly

to the ground plane on the printed circuit board.

www.national.com

3