| Electronic Components Datasheet Search |
|
82P33741 Datasheet(PDF) 39 Page - Integrated Device Technology |
|
|
|||||||||||||||||||||||||||||
82P33741 Datasheet(HTML) 39 Page - Integrated Device Technology |
|
39 / 61 page ![]() 39 ©2016 Integrated Device Technology, Inc. Revision 6, July 21, 2016 82P33741 Datasheet 8.3.2 LVPECL / LVDS INPUT / OUTPUT PORT 8.3.2.1 PECL Input Port Figure 16. Recommended PECL Input Port Line Termination IN_POS IN_NEG 1 PPS to 650 MHz 50 (transmission line) VDD (+ 3.3 V) 130 82 GND VDD (+ 3.3 V) 130 82 GND 50 (transmission line) Table 25: LVPECL Input Port Electrical Characteristics Parameter Description Min Typ Max Unit Test Condition VIL Input Low Voltage, Differential Inputs VDD - 2.5 VDD - 1.5 VDD - 0.5 V VIH Input High Voltage, Differential Inputs VDD - 2.4 VDD - 1.4 VDD - 0.4 V VID Input Differential Voltage 0.1 0.7 1.4 V VIL_S Input Low Voltage, Single-ended Input VSS VDD - 1.95 VDD - 1.5 V VIH_S Input High Voltage, Single-ended Input VDD - 1.3 VDD - 0.9 VDD V IIH Input High Current, Input Differential Voltage VID = 1.4 V 10 A IIL Input Low Current, Input Differential Voltage VID = 1.4 V -10 A Note: 1. Assuming a differential input voltage of at least 100 mV. 2. Unused differential input terminated to VDD-1.4 V. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |