 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
STM8AL3LE8x Datasheet(PDF) 99 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM8AL3LE8x Datasheet(HTML) 99 Page - STMicroelectronics |
|
|
99 / 133 page  DocID027180 Rev 5 99/133 STM8AL31E8x STM8AL3LE8x Electrical parameters 119 Figure 36. Typical NRST pull-up current Ipu vs. VDD The reset network shown in Figure 37 protects the device against parasitic resets. The user must ensure that the level on the NRST pin goes below the VIL max. level specified in Table 45. Otherwise the reset is not taken into account internally. For power consumption- sensitive applications, the capacity of the external reset capacitor has to be reduced to limit the charge/discharge current. If the NRST signal is used to reset the external circuitry, the user must pay attention to the charge/discharge time of the external capacitor to meet the reset timing conditions of the external devices. The minimum recommended capacity is 10 nF. Figure 37. Recommended NRST pin configuration |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
