Electronic Components Datasheet Search
  English  ▼

X  

ADV7613 Datasheet(PDF) 13 Page - Analog Devices

Part # ADV7613
Description  Integrated consumer electronics control
PDF  14 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

ADV7613 Datasheet(HTML) 13 Page - Analog Devices

Back Button ADV7613 Datasheet HTML 6Page - Analog Devices ADV7613 Datasheet HTML 7Page - Analog Devices ADV7613 Datasheet HTML 8Page - Analog Devices ADV7613 Datasheet HTML 9Page - Analog Devices ADV7613 Datasheet HTML 10Page - Analog Devices ADV7613 Datasheet HTML 11Page - Analog Devices ADV7613 Datasheet HTML 12Page - Analog Devices ADV7613 Datasheet HTML 13Page - Analog Devices ADV7613 Datasheet HTML 14Page - Analog Devices  
Zoom Inzoom in Zoom Outzoom out
 13 / 14 page
background image
ADV7613
Data Sheet
Rev. A | Page 12 of 13
THEORY OF OPERATION
HDMI RECEIVER
The HDMI receiver supports HDTV formats of up to 1080p.
The HDMI-compatible receiver on the ADV7613 allows active
equalization of the HDMI data signals. This equalization
compensates for the high frequency losses inherent in HDMI
and DVI cabling, especially at longer cable lengths and higher
frequencies. The HDMI-compatible receiver is capable of
equalizing for cable lengths up to 20 meters to achieve robust
receiver performance.
The HDMI receiver offers advanced audio functionality. The
receiver contains an audio mute controller that can detect a
variety of conditions that may result in audible extraneous noise
in the audio output. Upon detection of these conditions, the
audio signal can be ramped down or muted to prevent audio
clicks or pops. The HDMI receiver supports the reception of all
types of audio data described in the HDMI specifications,
including the following:
LPCM (uncompressed audio)
IEC 61937 (compressed audio)
DSD audio (1-bit audio)
HBR audio (high bit rate compressed audio)
Audio sample, HBR, DSD packet support
Support for EDID RAM
There is no Deep Color support in the ADV7613.
HDCP REPEATER FUNCTIONALITY
With the inclusion of HDCP, displays can receive encrypted
video content. The HDMI interface of the ADV7613 allows
authentication of a video receiver, decryption of encoded data at
the receiver, and renewability of that authentication during
transmission, as specified by the HDCP 1.4 specification.
COMPONENT PROCESSOR (CP)
The ADV7613 has two any to any, 3 × 3 color space conversion
(CSC) matrices. The first CSC block is located in front of the
CP section. The second CSC block is located at the back of the
CP section. Each CSC enables YCrCb to RGB and RGB to
YCrCb conversions.
CP features include
Support for 525p, 625p, 720p, 1080p, as well as some
graphics standard (WVGA, WXGA)
Manual adjustments including gain (contrast), offset
(brightness), hue, and saturation
Free run output mode that provides stable timing when no
video input is present
Standard identification enabled by the STDI block
LVDS TRANSMITTER FEATURES
The LVDS encoder can package data into 6-bit or 8-bit non-dc
balanced OpenLDI mapping or 8-bit VESA mapping. The
ADV7613 can output 24-bit OpenLDI data over two LVDS
transmitters up to a maximum input resolution of 1080p at 60 Hz.
The two LVDS output ports (Port 1 and Port 2) can drive two
LVDS display panels with video streams from a single video
data stream received by the HDMI receiver. The HDMI receiver
splits the single video stream into two video streams: the odd
video stream and the even video stream. LVDS Output Port 1
outputs the odd video stream. LVDS Output Port 2 outputs the
even video stream.
The maximum video resolution supported by a single LVDS
output port must have a clock frequency of 92 MHz or less.
I2C INTERFACE
The ADV7613 supports a 2-wire serial (I2C-compatible)
interface.
OTHER FEATURES
Other features of the ADV7613 include the following:
Programmable interrupt output pin, INT
Chip select, CS
AUDIO OUTPUT DATA
The audio output pins (AP0 to AP5) can output audio data in a
number of formats as described in Table 6.
Table 6. Description of Audio Formats Supported
Pin No.
Mnemonic
I2S/SPDIF Interface
DSD Interface
E10
AP0
SPDIF0
DSD0A (first
DSD channel)
C10
AP1
I2S0/SPDIF0
DSD0B (second
DSD channel)
C9
AP2
I2S1/SPDIF1
DSD1A (third
DSD channel)
B10
AP3
I2S2/SPDIF2
DSD1B (fourth
DSD channel)
B9
AP4
I2S3/SPDIF3
DSD2A (fourth
DSD channel)
A9
AP5
LRCLK (left/right
channel clock
output)
DSD2B (fifth
DSD channel)
D9
MCLKOUT
Master clock output
(MCLK)
Not applicable
D10
SCLK
Bit or serial clock
output (SCLK)
Not applicable



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com