Electronic Components Datasheet Search
  English  ▼

X  

HCTL2000 Datasheet(PDF) 16 Page - Agilent(Hewlett-Packard)

Part # HCTL2000
Description  Quadrature Decoder/Counter Interface ICs
PDF  19 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  HP [Agilent(Hewlett-Packard)]
Direct Link  http://www.home.agilent.com
Logo HP - Agilent(Hewlett-Packard)

HCTL2000 Datasheet(HTML) 16 Page - Agilent(Hewlett-Packard)

Back Button HCTL2000 Datasheet HTML 11Page - Agilent(Hewlett-Packard) HCTL2000 Datasheet HTML 12Page - Agilent(Hewlett-Packard) HCTL2000 Datasheet HTML 13Page - Agilent(Hewlett-Packard) HCTL2000 Datasheet HTML 14Page - Agilent(Hewlett-Packard) HCTL2000 Datasheet HTML 15Page - Agilent(Hewlett-Packard) HCTL2000 Datasheet HTML 16Page - Agilent(Hewlett-Packard) HCTL2000 Datasheet HTML 17Page - Agilent(Hewlett-Packard) HCTL2000 Datasheet HTML 18Page - Agilent(Hewlett-Packard) HCTL2000 Datasheet HTML 19Page - Agilent(Hewlett-Packard)  
Zoom Inzoom in Zoom Outzoom out
 16 / 19 page
background image
16
Actions
1. The microprocessor clock
output is E. If the internal
HCTL-2020 inhibit is not
active, new data is trans-
ferred from the internal
counter to the position data
latch.
2. An even address output
from the 6802 causes SEL to
go low. When E goes high,
the address decoder output
for the HCTL-2020 OE
signal goes low. This causes
the HCTL-2020 to output
the middle byte of the
system counter (high byte of
the HCTL-2020 counter).
This middle byte, FFFFH is
available at (2) through (4),
the first time OE is low. In
this example an overflow
has occurred and OE has
been pulled low to start a
read cycle. SEL and OE are
gated to give RCK which
latches the external high
byte, equal to 00H. The
falling edge, of the CNTCAS
signal counts up the
external counter to 0001H.
3. With the first negative edge
of the clock after SEL and
OE are low the internal
latches are inhibited from
counting and the 6802 reads
the high byte in.
4. OE goes high and the data
bus goes into a high
impedance state.
5. OE is low and SEL is high
and the low byte is enabled
onto the data bus. The low
byte is valid through (7).
6. With the first negative edge
after OE and SEL go high,
the first of the two HCTL-
2020 inhibit reset conditions
is met and the 6802 reads
the low byte in.
7. The data bus returns to the
high impedance state, when
OE goes high.
8. With the first negative edge
of the clock after OE goes
high, inhibit reset is
complete.
9. With the positive going edge
of the clock, G is asserted
and the external high byte,
00H is available on the data
bus from 9 through 10 and
the 6802 reads the high byte
in at (10).
Figure 16. Interface Timing for the 6802/8.
CLK
SEL
INTERNAL
INHIBIT
DATA
BUS
OE
CNTCAS
FFFF
0000
HCTL-2020
INTERNAL CLOCK
RCK
G
ACTIONS
HIGH Z
1
1
1
2
3
4
5
6
7
8
9
10
MID
BYTE
LOW
BYTE
HIGH
BYTE



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com