| Electronic Components Datasheet Search |
|
M30LW128D Datasheet(PDF) 12 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
M30LW128D Datasheet(HTML) 12 Page - STMicroelectronics |
|
12 / 57 page ![]() M30LW128D 12/57 MEMORY ENABLE Each internal M58LW064D memory has 3 Chip Enable signals to allow up to 4 memories to be connected together without the use of additional glue logic, see Table 2, Single M58LW064D De- vice Enable. In this way the address space is con- tiguous and the microcontroller only requires one Chip Enable, E, to control both memories. Figure 6 shows how a 128Mbit Stacked Flash memory is created using two M58LW064D memo- ries. One of the memories is located in the Upper Address space and is referred to as the Upper Memory, the other is located in the lower address space and is referred to as the Lower Memory, see Figure 7, Block Addresses. The E0, E1 and E2 Chip Enables of each M58LW064D memory are connected internally, as shown in Figure 6. The external signal A23 is used to select between the Upper and Lower memories. A23 is connected to E2 of the Upper Memory and to E1 of the Lower Memory. E1 of the Upper Memory is always connected to VDD while E2 of the Lower Memory is always con- nected to VSS. The external Chip Enable, E, is used to enable or disable the memory selected by A23, see Table 3, M30LW128D Device Enable. E is connected to the E0 signal of both memories. The M30LW128D (TSOP56 and TBGA64 packag- es only) supports both x8 and x16 bus widths. It is also possible to have a x32 bus width by connect- ing two x16 bus width M30LW128D devices to- gether. Note that the two M30LW128D devices must use the same E0 as Chip Enable, as E1 and E2 are not connected internally. Table 2. Single M58LW064D Device Enable, E2, E1 and E0 Table 3. M30LW128D Device Enable, A23 and E Note: 1. UM = Upper Memory, LM = Lower Memory. E2 E1 E0 Device VIL VIL VIL Enabled VIL VIL VIH Disabled VIL VIH VIL Disabled VIL VIH VIH Disabled VIH VIL VIL Enabled VIH VIL VIH Enabled VIH VIH VIL Enabled VIH VIH VIH Disabled A23 Internal Signals Chip Enable, E Upper Memory Lower Memory E2UM = E1LM (1) E1UM (1) E2LM (1) E0UM = E0LM (1) VIL VDD (VIH)VSS (VIL) VIL Disabled Enabled VIL VIH Disabled Disabled VIH VIL Enabled Disabled VIH VIH Disabled Disabled |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |