Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

WT6116 Datasheet(PDF) 13 Page - List of Unclassifed Manufacturers

Part # WT6116
Description  microcontroller for digital controlled monitor
PDF  39 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ETC [List of Unclassifed Manufacturers]
Direct Link  
Logo ETC - List of Unclassifed Manufacturers

WT6116 Datasheet(HTML) 13 Page - List of Unclassifed Manufacturers

Back Button WT6116 Datasheet HTML 9Page - List of Unclassifed Manufacturers WT6116 Datasheet HTML 10Page - List of Unclassifed Manufacturers WT6116 Datasheet HTML 11Page - List of Unclassifed Manufacturers WT6116 Datasheet HTML 12Page - List of Unclassifed Manufacturers WT6116 Datasheet HTML 13Page - List of Unclassifed Manufacturers WT6116 Datasheet HTML 14Page - List of Unclassifed Manufacturers WT6116 Datasheet HTML 15Page - List of Unclassifed Manufacturers WT6116 Datasheet HTML 16Page - List of Unclassifed Manufacturers WT6116 Datasheet HTML 17Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 39 page
background image
WT6132/WT6124/WT6116
Data Sheet Rev. 1.01
Weltrend Semiconductor, Inc.
Page 14
Clamp pulse
Clamp pulse is generated on either rising or falling edge of HOUT pin by setting the CLPEG bit. The
pulse width of clamp is specified by CLPPW bit. Output polarity is specified by CLPPO bit.
Sync Processor Control Registers
Name
Addr R/W Initial
Bit 7
Bit 6
Bit 5
Bit4
Bit 3
Bit 2
Bit 1
Bit 0
HV_CR1
0008h
W
00h ENHOUT ENVOUT HOPOL
VOPOL
QUICK SEPART ENFREE
ENPAT
HV_C
R2 0009h W
00h
ENCLP
CLPEG
CLPPO
CLPPW
FREE1
FREE0
PAT1
PAT0
HV_C
R3 000Ah W
x0h
--
--
--
--
--
SOG
FREE2
BYPASS
Bit Name
Description
ENHOUT
“1” : Enable HOUT.
“0” : Disable HOUT. Pin is configured as I/O port PD1.
ENVOUT
“1” : Enable VOUT.
“0” : Disable VOUT. Pin is configured as I/O port PD0.
HOPOL
“1” : HOUT is positive polarity.
“0” : HOUT is negative polarity.
VOPOL
“1” : VOUT is positive polarity.
“0” : VOUT is negative polarity.
QUICK
“1” : Select 16ms time interval to count H pulses every 16.384ms.
“0” : Select 32ms time interval to count H pulses every 32.768ms.
SEPART
“1” : Enable sync separator circuit and use the extracted Vsync signal as VOUT.
“0” : VOUT pin outputs Vsync from VIN pin
ENFREE
Enable free-running sync signal output on HOUT and VOUT pins when this bit is set.
ENPAT
“1” : Enable self-test pattern output on PAT pin when this bit is set.
“0” : Disable test pattern output. Pin is configured as I/O port PB3.
ENCLP
“1” : Enable clamp pulse output on CLAMP pin.
“0” : Disable clamp pulse output. Pin is configured as I/O port PA7.
CLPEG
“1” : Clamp pulse follows HOUT signal’s rising edge.
“0” : Clamp pulse follows HOUT signal’s falling edge.
0.542~0.625us/2.042~2.125us
HOUT
CLAMP
CLPPO=1
Fig. 9a Clamp pulse waveform (CLPEG=1)
CLAMP
CLPPO=0
HOUT
CLAMP
CLPPO=1
Fig. 9b Clamp pulse waveform (CLPEG=0)
CLAMP
CLPPO=0
0.542~0.625us/2.042~2.125us
0.542~0.625us/2.042~2.125us
0.542~0.625us/2.042~2.125us



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com