Electronic Components Datasheet Search
  English  ▼

X  

P89010 Datasheet(PDF) 10 Page - Aplus Intergrated Circuits

Part # P89010
Description  VOICE OTP IC
PDF  18 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  APLUS [Aplus Intergrated Circuits]
Direct Link  http://www.aplusinc.com.tw
Logo APLUS - Aplus Intergrated Circuits

P89010 Datasheet(HTML) 10 Page - Aplus Intergrated Circuits

Back Button P89010 Datasheet HTML 6Page - Aplus Intergrated Circuits P89010 Datasheet HTML 7Page - Aplus Intergrated Circuits P89010 Datasheet HTML 8Page - Aplus Intergrated Circuits P89010 Datasheet HTML 9Page - Aplus Intergrated Circuits P89010 Datasheet HTML 10Page - Aplus Intergrated Circuits P89010 Datasheet HTML 11Page - Aplus Intergrated Circuits P89010 Datasheet HTML 12Page - Aplus Intergrated Circuits P89010 Datasheet HTML 13Page - Aplus Intergrated Circuits P89010 Datasheet HTML 14Page - Aplus Intergrated Circuits Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 18 page
background image
Integrated Circuits Inc.
aP89021/010
Ver 4.0
Aug 23, 2010
10
TRIGGER MODES
There are two triggering modes available for aP89021/010.
Key or CPU Trigger modes are determined by setting the EPORM programmable options during voice
data compilation.
Key Trigger Mode
With this trigger mode, up to 12 Voice Groups are triggered by setting S1 to S4 to HIGH or NC (not
connected) in different combinations.
Each Voice Group can have its only independent trigger
options (See Fig. 4, 5, 7 and 8 for trigger options definition).
Voice Groups can also be triggered sequentially by setting SBT pin to HIGH.
CPU Parallel Trigger Mode
In this mode, S1 to S4 are set to HIGH or LOW according to the table on the following page and
followed by setting the SBT input pin to HIGH, the corresponding Voice Group will be triggered.
Trigger options defined in Fig. 4, 5, 7 and 8 are valid for this mode.
Fig. 11 CPU Parallel Trigger Mode
Note that SBT pin cannot be used as Single Button Sequential trigger in this mode. In stead, it acts as
a Strobe input to clock-in the data input from S1 to S4 into the chip.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com