Electronic Components Datasheet Search
  English  ▼

X  

P9028AC Datasheet(PDF) 5 Page - Integrated Device Technology

Part # P9028AC
Description  Dual-Mode WPC/PMA 5 Watt Wireless Power Receiver IC
PDF  38 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  IDT [Integrated Device Technology]
Direct Link  http://www.idt.com
Logo IDT - Integrated Device Technology

P9028AC Datasheet(HTML) 5 Page - Integrated Device Technology

  P9028AC Datasheet HTML 1Page - Integrated Device Technology P9028AC Datasheet HTML 2Page - Integrated Device Technology P9028AC Datasheet HTML 3Page - Integrated Device Technology P9028AC Datasheet HTML 4Page - Integrated Device Technology P9028AC Datasheet HTML 5Page - Integrated Device Technology P9028AC Datasheet HTML 6Page - Integrated Device Technology P9028AC Datasheet HTML 7Page - Integrated Device Technology P9028AC Datasheet HTML 8Page - Integrated Device Technology P9028AC Datasheet HTML 9Page - Integrated Device Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 38 page
background image
P9028AC
Product Datasheet
Revision 1.0.3
5
©2015IntegratedDeviceTechnology,Inc.
ELECTRICAL SPECIFICATION TABLE
VRECT=6V, COUT=1uF, CVRECT=20uF, VEN=0V, TA = 0C to 85C, unless otherwise noted. Typical values are at 25°C, unless otherwise noted.
Table 4. Device Characteristics (Continued).
Symbol
Description
Conditions
Min
Typ
Max
Units
SCL, SDA (I
2C Interface)
fSCL
Clock Frequency
0
400
kHz
tLOW
Clock Low Period
1.3
µs
tHIGH
Clock High Period
0.6
µs
tHD,STA
Hold Time (Repeated) for
START Condition
0.6
µs
tSU:STA
Set-up Time for
Repeated START
Condition
0.6
µs
tSU:DAT
Data Setup Time
100
ns
tHD:DAT
Data Hold Time
0.9
µs
tSU:STO
Setup Time for STOP
Condition
0.6
µs
tBUF
Bus Free Time Between
STOP and START
Condition
1.3
µs
tR
Rise Time of Both SDA
and SCL Signals (Note 1,2)
20 + 0.1 CB
300
ns
tF
Fall Time of Both SDA
and SCL Signals (Note 1,2)
20 + 0.1 CB
300
ns
TSP
Spike Pulse Widths
Suppressed by Input
Filter (Note 1,2)
0
50
ns
CB
Capacitive Load for Each
Bus Line (Note 1,2)
400
pF
CBIN
SCL, SDA Input
Capacitance (Note 1,2)
60
pF
VIL
Input Threshold Low
0.4
V
VIH
Input Threshold High
1.4
V
II
Input Leakage Current
-1.0
1.0
µA
Note 1: Guaranteed by design. Not 100% tested in production.
Note 2: Guaranteed by design/simulation data.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com