Electronic Components Datasheet Search
  English  ▼

X  

MSD45N Datasheet(PDF) 13 Page - Laird Tech Smart Technology

Part # MSD45N
Description  Initial Release
PDF  25 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  LSTD [Laird Tech Smart Technology]
Direct Link  http://www.lairdtech.com/
Logo LSTD - Laird Tech Smart Technology

MSD45N Datasheet(HTML) 13 Page - Laird Tech Smart Technology

Back Button MSD45N Datasheet HTML 9Page - Laird Tech Smart Technology MSD45N Datasheet HTML 10Page - Laird Tech Smart Technology MSD45N Datasheet HTML 11Page - Laird Tech Smart Technology MSD45N Datasheet HTML 12Page - Laird Tech Smart Technology MSD45N Datasheet HTML 13Page - Laird Tech Smart Technology MSD45N Datasheet HTML 14Page - Laird Tech Smart Technology MSD45N Datasheet HTML 15Page - Laird Tech Smart Technology MSD45N Datasheet HTML 16Page - Laird Tech Smart Technology MSD45N Datasheet HTML 17Page - Laird Tech Smart Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 25 page
background image
MSD45N
Datasheet
Embedded Wireless Solutions Support Center:
http://ews-support.lairdtech.com
www.lairdtech.com/wireless
13
© Copyright 2015 Laird. All Rights Reserved
Americas: +1-800-492-2320
Europe: +44-1628-858-940
Hong Kong: +852 2923 0610
Pin #
Name
I/O
Default
State
Ref.
Description
If Unused
55
SDIO_CMD
I/O
Pull-H
VDD_IO
SDIO Command
56
SDIO_CLK
I
Hi-Z
VDD_IO
SDIO Clock (25 MHz max)
57
SDIO_DATA_0
I/O
Pull-H
VDD_IO
SDIO Data 0
58
SDIO_DATA_3
I/O
Pull-H
VDD_IO
SDIO Data 3
59
SDIO_DATA_1
I/O
Pull-H
VDD_IO
SDIO Data 1
60
GND
-
Ground
Must be
connected to
GND
Note 1:
If the following lines are available on the radio you are integrating into your system, you must connect
and control them with the host device.
CHIP_PWD_L
SYS_RST_L
BT_RST_L
VDDIO_DR
If the radio stays powered up and the host goes down or is reset, communications cannot be re-
established with the radio. The host SDIO controller must re-establish communication with the radio
by reloading the radio firmware after a power-on or a reset.
Note Regarding CHIP_PWD_L: During power on/down period, the CHIP_PWD_L must be held in low state longer
than 5 µsec (TA and TB) after the VCC3_3 reaches its high state. See Figure 3.
To reset the MSD45N, set the CHIP_PWD_L in low state longer than 5 µsec (TC). See Figure 4.
Figure 3: Power on/down timing
Figure 4: Reset timing



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com