Electronic Components Datasheet Search
  English  ▼

X  

CR16MCS5 Datasheet(PDF) 21 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
Part # CR16MCS5
Description  Family of 16-bit CAN-enabled CompactRISC Microcontrollers
PDF  156 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NSC [National Semiconductor (TI)]
Direct Link  http://www.national.com
Logo NSC - National Semiconductor (TI)

CR16MCS5 Datasheet(HTML) 21 Page - National Semiconductor (TI)

Back Button CR16MCS5 Datasheet HTML 17Page - National Semiconductor (TI) CR16MCS5 Datasheet HTML 18Page - National Semiconductor (TI) CR16MCS5 Datasheet HTML 19Page - National Semiconductor (TI) CR16MCS5 Datasheet HTML 20Page - National Semiconductor (TI) CR16MCS5 Datasheet HTML 21Page - National Semiconductor (TI) CR16MCS5 Datasheet HTML 22Page - National Semiconductor (TI) CR16MCS5 Datasheet HTML 23Page - National Semiconductor (TI) CR16MCS5 Datasheet HTML 24Page - National Semiconductor (TI) CR16MCS5 Datasheet HTML 25Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 156 page
background image
21
www.national.com
8.3.5
Access Timing Summary Table
Table8 is a summary showing the number of access cycles
used for various address ranges.
8.3.6
Recommended Register Settings
Table9 shows the recommended register settings for various
clock rates. Different clock rates require different register set-
tings because the flash EEPROM program memories have
specific setup and hold requirements that can be met only by
using enough wait cycles and hold cycles.
Between clock rates of 10 MHz and 20MHz, the number of
wait states required for memory access (either none or one)
depends on the desired power mode of the program memory.
Table 8
Access Timing Table
Address
Range (hex)
Memory or
I/O Type
Access Cycles
read
write
0000-BFFF
Flash EEPROM Program
Memory
SZCFG0.FRE=1:
1 cycle
SZCFG0.FRE=1:
1 cycle
+ BCFG.EWR
(+ programming time)
SZCFG0.FRE=0:
2 cycles
+ SZCFG0.WAIT
+ SZCFG0.HOLD
SZCFG0.FRE=0:
2 cycles
+ BCFG.EWR
+ SZCFG0.WAIT
+ SZCFG0.HOLD
(+ programming time)
C000-CBFF
Static RAM Memory
1 cycle
1 cycle
F000-F27F
EEPROM Data Memory
MCFG.ZEROWS=1:
1 cycle
MCFG.ZEROWS=1:
1 cycle
(+ programming time)
MCFG.ZEROWS=0:
2 cycles
MCFG.ZEROWS=0:
2 cycles
(+ programming time)
F900-FFFF
F800-F9FF
FC00-FFFF
On-Chip Peripherals
2 cycles
2 cycles
FB00-FBFF
Ports B and C
3 cycle
+ IOCFG.WAIT
+ IOCFG.HOLD
3 cycle
+ BCFG.EW
+ IOCFG.WAIT
+ IOCFG.HOLD
Table 9
Recommended Register Settings
Clock Rate
SZCFG0
SZCFG1
IOCFG
< 10 MHz,
0 wait state
0880 hex
0880 hex
0080 hex
10 to 20MHz,
0 wait state
0880 hex
0880 hex
0080 hex
10 to 20MHz,
1 wait state
0080 hex
0080 hex
0080 hex
> 20 MHz,
1 wait state
0080 hex
0080 hex
0080 hex



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com