ST7FOXA0 datasheet(79/123 Pages) STMICROELECTRONICS

79 / 123 page

ST7FOXA0

Instruction set

79/123

10.1.1

Inherent mode

All Inherent instructions consist of a single byte. The opcode fully specifies all the required

information for the CPU to process the operation.

Long

Indirect

Indexed

A,([$10.w],X)

0000..FFFF

00..FF

word

+ 2

Relative

Direct

jrne loop

PC-

128/PC+127(1)

+ 1

Relative

Indirect

jrne [$10]

PC-

128/PC+127(1)

00..FF

byte

+ 2

Bit

Direct

bset $10,#7

00..FF

+ 1

Bit

Indirect

bset [$10],#7

00..FF

byte

+ 2

Bit

Direct

Relative

btjt

$10,#7,skip

00..FF

+ 2

Bit

Indirect

Relative

btjt

[$10],#7,skip

00..FF

byte

+ 3

At the time the instruction is executed, the Program Counter (PC) points to the instruction following JRxx.

Table 30.

ST7 addressing mode overview (continued)

Mode

Syntax

Destination/

source

Pointer

address

Pointer

size

Length

(bytes)

Table 31.

Instructions supporting inherent addressing mode

Instruction

Function

NOP

No operation

TRAP

S/W interrupt

WFI

Wait for interrupt (low power mode)

HALT

Halt oscillator (lowest power mode)

RET

Subroutine return

IRET

Interrupt subroutine return

SIM

Set interrupt mask

RIM

Reset interrupt mask

SCF

Set carry flag

RCF

Reset carry flag

RSP

Reset stack pointer

Load

CLR

Clear

PUSH/POP

Push/Pop to/from the stack

INC/DEC

Increment/decrement

TNZ

Test negative or zero

CPL, NEG

1 or 2 complement

Obsolete

Product(s)

- Obsolete

Product(s)

ST7FOXA0 Datasheet(PDF) 79 Page - STMicroelectronics

ST7FOXA0 Datasheet(HTML) 79 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL