CH7006C datasheet(26/49 Pages) ETC

26 / 49 page

CHRONTEL

CH7006C

201-0000-026 Rev 2.1, 8/2/99

Transfer Protocols (continued)

AutoInc

“1”:

Auto-Increment enabled (auto-increment mode).

Write: After writing data into a register, the Address Register will automatically be

incremented by one.

Read: Before loading data from a register to the on-chip temporary register (getting ready to

be serially read), the Address Register will automatically be incremented by one.

However, for the first read after an RAB, the Address Register will not be changed.

“0”:

Auto-Increment disabled (alternating mode).

Write: After writing data into a register, the Address Register will remain unchanged until a

new RAB is written.

Read: Before loading data from a register to the on-chip temporary register (getting ready to

be serially read), the Address Register will remain unchanged.

AR[5:0]

Specifies the Address of the Register to be Accessed.

This register address is loaded into the Address Register of the CH7006. The R/W access, which

follows, is directed to the register specified by the content stored in the Address Register.

The following two sections describe the operation of the serial interface for the four combinations of R/W = 0,1 and

AutoInc = 0,1.

CH7006 Write Cycle Protocols (R/W = 0)

Data transfer with acknowledge is required. The acknowledge-related clock pulse is generated by the master-

transmitter. The master-transmitter releases the SD line (HIGH) during the acknowledge clock pulse. The slave-

receiver must pull down the SD line, during the acknowledge clock pulse, so that it remains stable LOW during the

HIGH period of the clock pulse. The CH7006 always acknowledges for writes (see Figure 21). Note that the

resultant state on SD is the wired-AND of data outputs from the transmitter and receiver.

Figure 21: Acknowledge on the Bus

Figure 22 shows two consecutive alternating write cycles for AutoInc = 0 and R/W = 0. The byte of information,

following the Register Address Byte (RAB), is the data to be written into the register specified by AR[5:0]. If

AutoInc = 0, then another RAB is expected from the master device, followed by another data byte, and so on.

SC from

Master

SD Data Output

By the CH7006

Start

Condition

SD Data Output

By Master-Transmitter

not acknowledge

acknowledge

clock pulse for

acknowledgment

CH7006C Datasheet(PDF) 26 Page - List of Unclassifed Manufacturers

CH7006C Datasheet(HTML) 26 Page - List of Unclassifed Manufacturers

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49

Datasheet Download

Link URL