 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
HT45F75 Datasheet(PDF) 102 Page - Holtek Semiconductor Inc |
|
|
|||||||||||||||||||||||||||||
HT45F75 Datasheet(HTML) 102 Page - Holtek Semiconductor Inc |
|
|
102 / 190 page  Rev. 1.10 10� De�e��e� 1�� �01� Rev. 1.10 103 De�e��e� 1�� �01� HT45F75 Body Fat Scale Flash MCU HT45F75 Body Fat Scale Flash MCU A/D Data Rate Definition Thedelta-sigmaADCdataratecanbecalculatedusingtheequationsbelow: DataRate=(ADCclock)/(FLMS[2:0]×ADOR[2:0]) WheretheADCclockissourcedfromfMCLKandFLMS[2:0]selectstheADCmodeanddefinesa constantnumberwhichcanonlybe30or12.AlsoADOR[2:0]definesthechopperaveragefunction andtheOver-SamplingRating(OSR). Forexample,ifadatarateof10Hzisdesired,thenfora4.8MHzADCclock,setFLMS[2:0]=000b (ADCoutputinnormalmodeandclockdividedby30).ThensetADOR[2:0]=001btodefine chopper=2andOSR=8192. ThustheDataRate=4.8MHz/(30×2×8192)=10Hz Inaddition,theA/Dconvertercanprovideadatarateof3.2kHzforautopoweron. A/D Converter Register Description OveralloperationoftheA/Dconverteriscontrolledusing9registers.Agroupofreadonlyregisters existtostoretheADCdata20-bitvalue.Theremainingsixregistersarecontrolregisterswhichset upthegainselectionsandcontrolfunctionsoftheA/Dconverter. Register Name Bit 7 6 5 4 3 2 1 0 PGAC0 — VGS1 VGS0 AGS1 AGS0 PGS� PGS1 PGS0 PGAC1 VCMS INIS — — DCSET� DCSET1 DCSET0 — PGACS — — CHSN� CHSN1 CHSN0 CHSP� CHSP1 CHSP0 ADRL D7 D� D5 D� D3 D� D1 D0 ADRM D15 D1� D13 D1� D11 D10 D9 D8 ADRH — — — — D19 D18 D17 D1� ADCR0 ADRST ADSLP ADOFF ADOR� ADOR1 ADOR0 — VREFS ADCR1 FLMS� FLMS1 FLMS0 VRBUFN VRBUFP ADCDL EOC — ADCS — — — ADCK� ADCK3 ADCK� ADCK1 ADCK0 A/D Converter Register List Programmable Gain Amplifier – PGA Therearethreeregistersrelatedtotheprogrammablegaincontrol,PGAC0,PGAC1andPGACS. ThePGAC0resisterisusedtoselectthePGAgain,ADCgainandtheADCreferencegain.As well,thePGAC1registerisusedtodefinetheinputconnection,differentialinputoffsetvoltage adjustmentcontrolandtheVCMvoltageselection.Inaddition,ThePGACSregisterisusedtoselect theinputendsforthePGA.Therefore,theinputchannelshavetobedeterminedbytheCHSP2~0 andCHSN2~0bitstodeterminewhichanalogchannelinputpins,RFCpin,temperaturedetector inputsorinternalpowersupplyareactuallyconnectedtotheinternaldifferentialA/Dconverter. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
