WM8214 datasheet(33/36 Pages) CIRRUS

33 / 36 page

Production Data

WM8214

PD, Rev 4.4, August 2008

BIT

NAME(S)

DEFAULT

DESCRIPTION

POSNNEG

When LEGACY=0 or VSMPDET=0 this bit has no effect.

When LEGACY=1 and VSMPDET=1 this bit controls whether positive or

negative edges on the VSMP input pin are detected:

0 = Negative edge on VSMP pin is detected and used to generate internal

timing pulse.

1 = Positive edge on VSMP pin is detected and used to generate internal

timing pulse.

See Figure 20 for further details.

RLCEN

Reset Level Clamp Enable. When set Reset Level Clamping is enabled. The

method of clamping is determined by CLAMPCTRL and LEGACY.

In LEGACY mode clamping will still occur on every pixel at a time defined by

the CDSREF[1:0] bits.

CLAMPCTRL

This bit has no effect if LEGACY=1. See Table 2 for more information.

0 = RLC switch is controlled directly from RSMP input pin:

RSMP = 0: switch is open

RMSP = 1: switch is closed

1 = RLC switch is controlled by logical combination of RSMP and VSMP.

RSMP && VSMP = 0: switch is open

RSMP && VSMP = 1: switch is closed

Reserved

Must be set to 0

Offset DAC

(Red)

7:0

DACR[7:0]

10000000

Red channel 8-bit offset DAC value (mV) = 260*(DACR[7:0]-127.5)/127.5

Offset DAC

(Green)

7:0

DACG[7:0]

10000000

Green channel 8-bit offset DAC value (mV) = 260*(DACG[7:0]-127.5)/127.5

Offset DAC

(Blue)

7:0

DACB[7:0]

10000000

Blue channel 8-bit offset DAC value (mV) = 260*(DACB[7:0]-127.5)/127.5

Offset DAC

(RGB)

7:0

DACRGB[7:0]

A write to this register location causes the red, green and blue offset DAC

registers to be overwritten by the new value

PGA Gain

LSB

(Red)

PGAR[0]

This register bit forms the LSB of the red channel PGA gain code. PGA gain

is determined by combining this register bit and the 8 MSBs contained in

PGA Gain

LSB

(Green)

PGAG[0]

This register bit forms the LSB of the green channel PGA gain code. PGA

gain is determined by combining this register bit and the 8 MSBs contained in

PGA Gain

LSB

(Blue)

PGAB[0]

This register bit forms the LSB of the blue channel PGA gain code. PGA gain

is determined by combining this register bit and the 8 MSBs contained in

PGA Gain

LSB

(RGB)

PGARGB[0]

Writing a value to this location causes red, green and blue PGA LSB gain

values to be overwritten by the new value.

PGA gain

MSBs

(Red)

7:0

PGAR[8:1]

00001100

Bits 8 to 1 of red PGA gain. Combined with red LSB register bit to form

complete PGA gain code. This determines the gain of the red channel PGA

according to the equation:

Red channel PGA gain (V/V) = 0.66 + PGAR[8:0]x7.34/511

PGA gain

MSBs

(Green)

7:0

PGAG[8:1]

00001100

Bits 8 to 1 of green PGA gain. Combined with green LSB register bit to form

complete PGA gain code. This determines the gain of the green channel PGA

according to the equation:

Green channel PGA gain (V/V) = 0.66 + PGAG[8:0]x7.34/511

PGA gain

MSBs

(Blue)

7:0

PGAB[8:1]

00001100

Bits 8 to 1 of blue PGA gain. Combined with blue LSB register bit to form

complete PGA gain code. This determines the gain of the blue channel PGA

according to the equation:

Blue channel PGA gain (V/V) = 0.66 + PGAB[8:0]x7.34/511

PGA gain

MSBs(RGB)

7:0

PGARGB[8:1]

A write to this register location causes the red, green and blue PGA MSB gain

registers to be overwritten by the new value.

Table 8 Register Control Bits

WM8214 Datasheet(PDF) 33 Page - Cirrus Logic

WM8214 Datasheet(HTML) 33 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36

Datasheet Download

Link URL