Electronic Components Datasheet Search
  English  ▼

X  

HM62864 Datasheet(PDF) 13 Page - List of Unclassifed Manufacturers

Part # HM62864
Description  65536-word8-bit High Speed CMOS Static RAM
PDF  15 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ETC [List of Unclassifed Manufacturers]
Direct Link  
Logo ETC - List of Unclassifed Manufacturers

HM62864 Datasheet(HTML) 13 Page - List of Unclassifed Manufacturers

Back Button HM62864 Datasheet HTML 7Page - List of Unclassifed Manufacturers HM62864 Datasheet HTML 8Page - List of Unclassifed Manufacturers HM62864 Datasheet HTML 9Page - List of Unclassifed Manufacturers HM62864 Datasheet HTML 10Page - List of Unclassifed Manufacturers HM62864 Datasheet HTML 11Page - List of Unclassifed Manufacturers HM62864 Datasheet HTML 12Page - List of Unclassifed Manufacturers HM62864 Datasheet HTML 13Page - List of Unclassifed Manufacturers HM62864 Datasheet HTML 14Page - List of Unclassifed Manufacturers HM62864 Datasheet HTML 15Page - List of Unclassifed Manufacturers  
Zoom Inzoom in Zoom Outzoom out
 13 / 15 page
background image
HM62864 Series
13
Low V
CC Data Retention Characteristics (Ta = 0 to +70°C)
This characteristics is guaranteed only for L-version.
Parameter
Symbol
Min
Typ
*1
Max
Unit
Test conditions
*5
V
CC for data retention
V
DR
2.0
5.5
V
0 V
≤ Vin ≤ V
CC, (1) or (2)
(1)
CS1
≥ V
CC – 0.2 V,
CS2
≥ V
CC – 0.2 V
(2) 0 V
≤ CS2 ≤ 0.2 V
Data retention current
I
CCDR
0.1
30
*2
µAV
CC = 3.0 V, 0 V ≤ Vin ≤ VCC, (1) or (2)
(1)
CS1
≥ V
CC – 0.2 V, CS2 ≥ V CC – 0.2V
(2) 0 V
≤ CS2 ≤ 0.2 V
I
CCDR
0.1
10
*3
µA
Chip deselect to data
retention time
t
CDR
0
——
ns
See retention waveform
Operation recovery time
t
R
t
RC
*4
——
ns
Notes: 1. Typical values are at V
CC = 3.0 V, Ta = 25°C and not guaranteed.
2. 10
µA max at Ta = 0 to 40°C.
3. This characteristics guaranteed for only L-SL version. 3
µA max at Ta = 0 to 40°C.
4. t
RC = Read cycle time.
5. CS2 controls address buffer,
WE buffer, CS1 buffer, OE buffer, and Din buffer. If CS2 controls
data retention mode, Vin levels (address,
WE, OE, CS1, I/O) can be in the high impedance
state. If
CS1 controls data retention mode, CS2 must be CS2
≥ V
CC – 0.2 V or 0 V ≤ CS2 ≤ 0.2
V. The other input levels (address,
WE, OE, I/O) can be in the high impedance state.
Low V
CC Data Retention Timing Waveform (1) (
CS1 Controlled)
CC
V
4.5 V
2.2 V
0 V
CS1
tCDR
tR
CS1
V
– 0.2 V
CC
DR1
V
Data retention mode



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com