Electronic Components Datasheet Search
  English  ▼

X  

SC16C754 Datasheet(PDF) 9 Page - NXP Semiconductors

Part # SC16C754
Description  Quad UART with 64-byte FIFO
PDF  49 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PHILIPS [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

SC16C754 Datasheet(HTML) 9 Page - NXP Semiconductors

Back Button SC16C754 Datasheet HTML 5Page - NXP Semiconductors SC16C754 Datasheet HTML 6Page - NXP Semiconductors SC16C754 Datasheet HTML 7Page - NXP Semiconductors SC16C754 Datasheet HTML 8Page - NXP Semiconductors SC16C754 Datasheet HTML 9Page - NXP Semiconductors SC16C754 Datasheet HTML 10Page - NXP Semiconductors SC16C754 Datasheet HTML 11Page - NXP Semiconductors SC16C754 Datasheet HTML 12Page - NXP Semiconductors SC16C754 Datasheet HTML 13Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 49 page
background image
Philips Semiconductors
SC16C754
Quad UART with 64-byte FIFO
Product data
Rev. 04 — 19 June 2003
9 of 49
9397 750 11618
© Koninklijke Philips Electronics N.V. 2003. All rights reserved.
With Auto-CTS, CTS must be active before the UART can transmit data.
Auto-RTS only activates the RTS output when there is enough room in the FIFO to
receive data and de-activates the RTS output when the RX FIFO is sufficiently full.
The halt and resume trigger levels in the TCR determine the levels at which RTS is
activated/deactivated.
If both Auto-CTS and Auto-RTS are enabled, when RTS is connected to CTS, data
transmission does not occur unless the receiver FIFO has empty space. Thus,
overrun errors are eliminated during hardware flow control. If not enabled, overrun
errors occur if the transmit data rate exceeds the receive FIFO servicing latency.
6.2.1
Auto-RTS
Auto-RTS data flow control originates in the receiver block (see Figure 1 “Block
diagram.” on page 3). Figure 5 shows RTS functional timing. The receiver FIFO
trigger levels used in Auto-RTS are stored in the TCR. RTS is active if the RX FIFO
level is below the halt trigger level in TCR[3:0]. When the receiver FIFO halt trigger
level is reached, RTS is deasserted. The sending device (e.g., another UART) may
send an additional byte after the trigger level is reached (assuming the sending UART
has another byte to send) because it may not recognize the deassertion of RTS until
it has begun sending the additional byte. RTS is automatically reasserted once the
receiver FIFO reaches the resume trigger level programmed via TCR[7:4]. This
reassertion allows the sending device to resume transmission.
Fig 4.
Autoflow control (Auto-RTS and Auto-CTS) example.
RX
FIFO
SERIAL-TO-
PARALLEL
FLOW
CONTROL
TX
FIFO
PARALLEL-
TO-SERIAL
FLOW
CONTROL
PARALLEL-
TO-SERIAL
FLOW
CONTROL
SERIAL-TO-
PARALLEL
FLOW
TX
FIFO
RX
FIFO
UART 1
UART 2
D7-D0
RX
TX
RTS
CTS
TX
RX
CTS
RTS
D7-D0
CONTROL
002aaa228



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com