 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
LM98503 Datasheet(PDF) 19 Page - National Semiconductor (TI) |
|
|
|
|||||||||||||||||||||||||||||
LM98503 Datasheet(HTML) 19 Page - National Semiconductor (TI) |
|
|
19 / 25 page  www.national.com 19 Register Data (continued) Register Name Software Control 1 Address D Hex Type Read/Write Reset Value XX00 0X00 Binary Register Name Power Level Control 0 Address E Hex Type Read/Write Reset Value 1010 1010 Binary Register Name Power Level Control 1 Address F Hex Type Read/Write Reset Value 0101 1010 Binary Bit Bit Symbol Description [5:4] Analog Output Select Routes the selected internal analog signal to the differential analog output pins AOUT+ and AOUT-. 00 CDS 01 PGA Stage 1 10 PGA Stage 2 11 PGA Stage 3 [3] Analog Output Enable Enables the differential analog output pins AOUT+ and AOUT-. If the analog outputs are disabled, the pins should not be loaded. [1] ADC Reference Select Reference biasing selection for the analog-to-digital converter. 0 Passive biasing (resistors) 1 Active biasing (bandgap) [0] DAC Reference Select Reference biasing selection for the digital-to-analog converter. 0 Active biasing (bandgap) 1 Passive biasing (resistors) [5:4] Offset Integration Offset integration factor selection: 00 No Scaling 01 Divide-by-4 10 Divide-by-8 11 Divide-by-16 [3] Offset Auto- Calibration Enable Enables the digital black level correction loop. Analog offset registers are read-only when offset auto-calibration is enabled. [2] SHP/SHD Active-HIGH Enable Inverts the SHP and SHD inputs causing the CDS to sample on the rising edges of SHP and SHD. Sampling is performed on the falling edges of SHP and SHD when the signals are active-low. [1] CDS Enable (AUX-In disable) Instructs the CDS to sample the CCD input. Otherwise, the AUX In input is sampled in sample-and- hold mode. [0] Analog Power Down Cuts power to the on-chip analog circuitry including the CDS, PGA, ADC, and bandgap references. Bit Bit Symbol Description [7:6] PGA Stage 1 Amplifier Bias Adjusts the power level of the PGA stage 1 amplifier. The power level is relative to the value of the binary number stored. [5:4] PGA Common- Mode Input Bias Adjusts the power level of the PGA common-mode input. The power level is relative to the value of the binary number stored. [3:2] CDS Amplifier Bias Adjusts the power level of the CDS amplifier. The power level is relative to the value of the binary number stored. [1:0] CDS Common- Mode Input Bias Adjusts the power level of the CDS common-mode input. The power level is relative to the value of the binary number stored. Bit Bit Symbol Description [7:6] ADC Coarse Bank Bias Adjusts the power level of the ADC coarse bank. The power level is relative to the value of the binary number stored. [5:4] ADC Fine Bank Bias Adjusts the power level of the ADC fine bank. The power level is relative to the value of the binary number stored. [3:2] PGA Stage 3 Amplifier Bias Adjusts the power level of the PGA stage 3 amplifier. The power level is relative to the value of the binary number stored. [1:0] PGA Stage 2 Amplifier Bias Adjusts the power level of the PGA stage 2 amplifier. The power level is relative to the value of the binary number stored. Bit Bit Symbol Description |
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
