Electronic Components Datasheet Search
  English  ▼

X  

AD9695 Datasheet(PDF) 97 Page - Analog Devices

Part # AD9695
Description  Dual Analog-to-Digital Converter
PDF  136 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD9695 Datasheet(HTML) 97 Page - Analog Devices

Back Button AD9695 Datasheet HTML 93Page - Analog Devices AD9695 Datasheet HTML 94Page - Analog Devices AD9695 Datasheet HTML 95Page - Analog Devices AD9695 Datasheet HTML 96Page - Analog Devices AD9695 Datasheet HTML 97Page - Analog Devices AD9695 Datasheet HTML 98Page - Analog Devices AD9695 Datasheet HTML 99Page - Analog Devices AD9695 Datasheet HTML 100Page - Analog Devices AD9695 Datasheet HTML 101Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 97 / 136 page
background image
AD9695
Data Sheet
Rev. 0 | Page 96 of 135
Address
Name
Bits
Bit Name
Settings
Description
Reset
Access
0x0006
Chip grade
[7:4]
Chip speed grade
Chip speed grade.
0x0
R
0x00
625 MSPS.
0x01
1300 MSPS.
[3:0]
Reserved
Reserved.
DNC
R
0x0008
Device index
[7:2]
Reserved
Reserved.
0x0
R
1
Channel B
0
ADC Core B does not receive the next
SPI command.
0x1
R/W
1
ADC Core B receives the next SPI
command.
0
Channel A
0
ADC Core A does not receive the next
SPI command.
0x1
R/W
1
ADC Core A receives the next SPI
command.
0x000A
Scratch pad
[7:0]
Scratch pad
Chip scratch pad register. This register
provides a consistent memory
location for software debug.
0x0
R/W
0x000B
SPI revision
[7:0]
SPI revision
SPI revision register.
0x1
R
0x01
Revision 1.0.
00000001
Revision 1.0.
0x000C
Vendor ID LSB
[7:0]
Vendor ID [7:0].
0x56
R
0x000D
Vendor ID MSB
[7:0]
Vendor ID [15:8].
0x04
R
0x000F
Transfer
[7:1]
Reserved
Reserved.
0x0
R
0
Chip transfer
Self clearing chip transfer bit. This bit
is used to update the DDC phase
increment and phase offset registers
when the DDC phase update mode bit
(Register 0x0300, Bit 7) = 1. This setting
makes it possible to synchronously
update the DDC mixer frequencies. It
is also used to update the coefficients
for the programmable filter (PFILT).
0x0
R/W
0
Do nothing. This bit it is only cleared
after the transfer completes.
1
Self clearing bit used to synchronize
the transfer of data from master to
slave registers.
Clock/SYSREF/Chip Power-Down Pin Control Registers
0x003F
Chip power-
down pin (local)
7
Local chip power-
down pin disable
Function is determined by
Register 0x0040, Bits[7:6].
0x0
R/W
0
Power-down pin (PDWN/STBY)
enabled (default).
1
Power-down pin (PDWN/STBY)
disabled/ignored.
[6:0]
Reserved
Reserved.
0x0
R



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com