ADAU1361BCPZ-R7 datasheet(38/81 Pages) AD

38 / 81 page

ADAU1361

Rev. C | Page 37 of 80

Jack Detection

LINE OUTPUTS

When the JACKDET/MICIN pin is set to the jack detect func-

tion, a flag on this pin can be used to mute the line outputs

when headphones are plugged into the jack. This pin can be

configured in Register R2 (digital microphone/jack detection

control register, Address 0x4008). The JDFUNC[1:0] bits set

the functionality of the JACKDET/MICIN pin.

The line output pins (LOUTP, LOUTN, ROUTP, and ROUTN)

can be used to drive both differential and single-ended loads. In

their default settings, these pins can drive typical line loads of

10 kΩ or greater, but they can also be put into headphone mode

by setting the LOMODE bit in Register R31 (playback line output

left volume control register, Address 0x4025) and the ROMODE

bit in Register R32 (playback line output right volume control

pins are capable of driving headphone and earpiece speakers of

16 Ω or greater. The output impedance of the line outputs is

approximately 1 kΩ.

Additional settings for jack detection include debounce time

(JDDB[1:0] bits) and detection polarity (JDPOL bit). Because

the jack detection and digital microphone share a pin, both

functions cannot be used simultaneously.

POP-AND-CLICK SUPPRESSION

When the line output pins are used in single-ended mode,

LOUTP and ROUTP should be used to output the signals, and

LOUTN and ROUTN should be left unconnected.

Upon power-up, precharge circuitry is enabled to suppress pops

and clicks. After power-up, the precharge circuitry can be put

into a low power mode using the POPMODE bit in Register R34

(playback pop/click suppression register, Address 0x4028).

The volume controls for these outputs range from −57 dB to

+6 dB. Slew can be applied to all the playback volume controls

using the ASLEW[1:0] bits in Register R34 (playback pop/click

suppression register, Address 0x4028).

The precharge time depends on the capacitor value on the CM

pin and the RC time constant of the load. For a typical line output

load, the precharge time is between 2 ms and 3 ms. After this

precharge time, the POPMODE bit can be set to low power mode.

The MX5G4[1:0], MX5G3[1:0], MX6G3[1:0], and MX6G4[1:0]

bits can all provide a 6 dB gain boost to the line outputs. This

gain boost allows single-ended output signals to achieve 0 dBV

(1.0 V rms) and differential output signals to achieve up to

6 dBV (2.0 V rms). For more information, see Register R26

(playback L/R mixer left (Mixer 5) line output control register,

Address 0x4020) and Register R27 (playback L/R mixer right

(Mixer 6) line output control register, Address 0x4021).

Changing any register settings that affect the signal path can

cause pops and clicks on the analog outputs. To avoid these pops

and clicks, mute the appropriate outputs using Register R29 to

analog outputs after the changes are made.

MIXER 3

LEFT DAC

MX5G3[1:0]

MIXER 5

LOUTVOL[5:0]

LOUTP

MIXER 4

RIGHT DAC

MX6G4[1:0]

MIXER 6

ROUTVOL[5:0]

ROUTP

ROUTN

LOUTN

–1

Figure 47. Differential Line Output Configuration

ADAU1361BCPZ-R7 Datasheet(PDF) 38 Page - Analog Devices

ADAU1361BCPZ-R7 Datasheet(HTML) 38 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81

Datasheet Download

Link URL