| Electronic Components Datasheet Search |
|
ADAU1361BCPZ-R7 Datasheet(PDF) 13 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADAU1361BCPZ-R7 Datasheet(HTML) 13 Page - Analog Devices |
|
13 / 81 page ![]() ADAU1361 Rev. C | Page 12 of 80 DIGITAL TIMING DIAGRAMS BCLK LRCLK DAC_SDATA LEFT-JUSTIFIED MODE LSB DAC_SDATA I2S MODE DAC_SDATA RIGHT-JUSTIFIED MODE tBIH MSB MSB – 1 MSB MSB 8-BIT CLOCKS (24-BIT DATA) 12-BIT CLOCKS (20-BIT DATA) 14-BIT CLOCKS (18-BIT DATA) 16-BIT CLOCKS (16-BIT DATA) tLIS tSIS tSIH tSIH tSIS tSIS tSIH tSIS tSIH tLIH tBIL Figure 2. Serial Input Port Timing BCLK LRCLK ADC_SDATA LEFT-JUSTIFIED MODE LSB ADC_SDATA I2S MODE ADC_SDATA RIGHT-JUSTIFIED MODE tBIH MSB MSB – 1 MSB MSB 8-BIT CLOCKS (24-BIT DATA) 12-BIT CLOCKS (20-BIT DATA) 14-BIT CLOCKS (18-BIT DATA) 16-BIT CLOCKS (16-BIT DATA) tSODM tBIL tSODM tSODM Figure 3. Serial Output Port Timing |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |