HD6473048 datasheet(18/867 Pages) HITACHI

18 / 867 page

Table 1-1 Features (cont)

Feature

Description

Refresh

DRAM refresh

controller

• Directly connectable to 16-bit-wide DRAM

• CAS-before-RAS refresh

• Self-refresh mode selectable

Pseudo-static RAM refresh

• Self-refresh mode selectable

Usable as an interval timer

DMA controller

Short address mode

(DMAC)

• Maximum four channels available

• Selection of I/O mode, idle mode, or repeat mode

• Can be activated by compare match/input capture A interrupts from ITU

channels 0 to 3, transmit-data-empty and receive-data-full interrupts from SCI

channel 0, or external requests

Full address mode

• Maximum two channels available

• Selection of normal mode or block transfer mode

• Can be activated by compare match/input capture A interrupts from ITU

channels 0 to 3, external requests, or auto-request

16-bit integrated

• Five 16-bit timer channels, capable of processing up to 12 pulse outputs or 10

timer unit (ITU)

pulse inputs

• 16-bit timer counter (channels 0 to 4)

• Two multiplexed output compare/input capture pins (channels 0 to 4)

• Operation can be synchronized (channels 0 to 4)

• PWM mode available (channels 0 to 4)

• Phase counting mode available (channel 2)

• Buffering available (channels 3 and 4)

• Reset-synchronized PWM mode available (channels 3 and 4)

• Complementary PWM mode available (channels 3 and 4)

• DMAC can be activated by compare match/input capture A interrupts

(channels 0 to 3)

Programmable

• Maximum 16-bit pulse output, using ITU as time base

timing pattern

• Up to four 4-bit pulse output groups (or one 16-bit group, or two 8-bit groups)

controller (TPC)

• Non-overlap mode available

• Output data can be transferred by DMAC

Watchdog

• Reset signal can be generated by overflow

timer (WDT),

• Reset signal can be output externally

1 channel

• Usable as an interval timer

Serial

• Selection of asynchronous or synchronous mode

communication

• Full duplex: can transmit and receive simultaneously

interface (SCI),

• On-chip baud-rate generator

2 channels

• Smart card interface functions added (SCI0 only)

HD6473048 Datasheet(PDF) 18 Page - Hitachi Semiconductor

HD6473048 Datasheet(HTML) 18 Page - Hitachi Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL