XRT7300 datasheet(39/55 Pages) EXAR

39 / 55 page

áç

XRT7300

E3/DS3/STS-1 LINE INTERFACE UNIT

REV. 1.1.1

of the RPOS, RNEG and RCLK signals when the

RCLK signal has been inverted.

In order to configure the XRT7300 to invert the

RCLK1 output signal, the XRT7300 must be operat-

ing in the HOST Mode. This configuration can be im-

plemented by accessing the Microprocessor Serial

Interface block and writing a “1” into the RCLK1INV

bit-field in Command Register CR3 to invert RCLK1.

The RCLK2 output signal can also be inverted when

the XRT7300 is operating in the Hardware Mode by

setting the RCLK2INV input pin “High”.

3.7.1

Routing Single-Rail Format data (Binary

Data Stream) to the Receive Terminal Equipment

To route Single-Rail format data (e.g., a binary data

stream) from the Receive Section of the XRT7300 to

the Receiving Terminal Equipment, do the following:

A. configure the XRT7300 to operate in the HOST

Mode and

B. access the Microprocessor Serial Interface and

write a “1” into the RNRZ bit-field in Command

After these steps are taken, the XRT7300 outputs

Single-Rail data to the Receiving Terminal Equipment

via the RPOS and RCLK1 (or RCLK2) output pins as

illustrated in Figure 26 and Figure 27.

NOTE: The RNEG output pin is internally tied to Ground

whenever this feature is enabled.

FIGURE 25. THE BEHAVIOR OF THE RPOS, RNEG AND RCLK1 SIGNALS WHEN RCLK1 IS INVERTED

RCLK1

RPOS

RNEG

COMMAND REGISTER CR3 (ADDRESS = 0X03)

RNRZ

LOSMUT

CLK2DIS

RCLK2INV

RCLK1INV

COMMAND REGISTER CR3 (ADDRESS = 0X03)

RNRZ

LOSMUT CLK2DIS

RCLK2INV

RCLK1INV

XRT7300 Datasheet(PDF) 39 Page - Exar Corporation

XRT7300 Datasheet(HTML) 39 Page - Exar Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55

Datasheet Download

Link URL