Electronic Components Datasheet Search
  English  ▼

X  

DS3142 Datasheet(PDF) 30 Page - Dallas Semiconductor

Part # DS3142
Description  Single/Dual/Triple/Quad DS3/E3 Framers
PDF  88 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  DALLAS [Dallas Semiconductor]
Direct Link  https://www.maximintegrated.com/en.html
Logo DALLAS - Dallas Semiconductor

DS3142 Datasheet(HTML) 30 Page - Dallas Semiconductor

Back Button DS3142 Datasheet HTML 26Page - Dallas Semiconductor DS3142 Datasheet HTML 27Page - Dallas Semiconductor DS3142 Datasheet HTML 28Page - Dallas Semiconductor DS3142 Datasheet HTML 29Page - Dallas Semiconductor DS3142 Datasheet HTML 30Page - Dallas Semiconductor DS3142 Datasheet HTML 31Page - Dallas Semiconductor DS3142 Datasheet HTML 32Page - Dallas Semiconductor DS3142 Datasheet HTML 33Page - Dallas Semiconductor DS3142 Datasheet HTML 34Page - Dallas Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 30 / 88 page
background image
DS3141/DS3142/DS3143/DS3144 Single/Dual/Triple/Quad DS3/E3 Framers
30 of 88
Register Name:
MSRIE
Register Description:
Master Status Register Interrupt Enable
Register Address:
0Ah
Bit #
7
6
5
4
3
2
1
0
Name
LORCIE
LOTCIE
T3E3IE
FEACIE
HDLCIE
BERTIE
COVFIE
OSTIE
Default
0
0
0
0
0
0
0
0
Bit 0: One-Second Timer Interrupt Enable (OSTIE). This bit enables an interrupt if the OSTL bit in the MSRL
register is set.
0 = interrupt disabled
1 = interrupt enabled
Bit 1: Counter Overflow Event Interrupt Enable (COVFIE). This bit enables an interrupt if the COVFL bit in the
MSRL register is set.
0 = interrupt disabled
1 = interrupt enabled
Bit 2: Change in BERT Status Interrupt Enable (BERTIE). This bit enables an interrupt if the BERT bit in the
MSR register is set.
0 = interrupt disabled
1 = interrupt enabled
Bit 3: Change in HDLC Status Interrupt Enable (HDLCIE). This bit enables an interrupt if the HDLC bit in the
MSR register is set.
0 = interrupt disabled
1 = interrupt enabled
Bit 4: Change in FEAC Status Interrupt Enable (FEACIE). This bit enables an interrupt if the FEAC bit in the
MSR register is set.
0 = interrupt disabled
1 = interrupt enabled
Bit 5: Change in DS3/E3 Framer Status Interrupt Enable (T3E3IE). This bit enables an interrupt if the T3E3 bit in
the MSR register is set.
0 = interrupt disabled
1 = interrupt enabled
Bit 6: Loss-of-Transmit Clock Interrupt Enable (LOTCIE). This bit enables an interrupt if the LOTCL bit in the
MSRL register is set.
0 = interrupt disabled
1 = interrupt enabled
Bit 7: Loss-of-Receive Clock Interrupt Enable (LORCIE). This bit enables an interrupt if the LORCL bit in the
MSRL register is set.
0 = interrupt disabled
1 = interrupt enabled



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com