OX16CF950 datasheet(40/60 Pages) ETC

40 / 60 page

Page 40

OXCF950 DATA SHEET V1.1

OXFORD SEMICONDUCTOR LTD.

Designers have the option of using either TTL clock

modules or crystal oscillator circuits for system clock input,

with minimal additional components. The following two

sections describe how each can be connected.

6.10.5 TTL Clock Module

Using a TTL module for the system clock simply requires

the module to be supplied with +5v power and GND

connections. The clock output can then be connected

directly to XTLI. XTLO should be left unconnected.

CLOCK

XTLI

VDD

Figure 5: TTL Clock Module Connectivity

6.10.6 External 1x Clock Mode

The transmitter and receiver can accept an external clock

applied to the RI# and DSR# pins respectively. The clock

options are selected using the clock select register (CKS -

see section 6.11.8). The transmitter and receiver may be

configured to operate in 1x (Isochronous) mode by setting

CKS[7] and CKS[3], respectively. In Isochronous mode,

transmitter or receiver will use the 1x clock (usually but not

necessarily an external source) where asynchronous

framing is maintained using start, parity and stop-bits.

However serial transmission and reception is synchronised

to the 1x clock. In this mode asynchronous data may be

transmitted at baud rates up to 60Mbps. The local 1x clock

source can be asserted on the DTR# pin.

Note that line drivers need to be capable of transmission at

data rates twice the system clock used (as one cycle of the

system clock corresponds to 1 bit of serial data). Also note

that enabling modem interrupts is illegal in isochronous

mode, as the clock signal will cause a continuous change

to the modem status (unless masked in MDM register, see

section 6.11.10).

6.10.7 Crystal Oscillator Circuit

The OXCF950 may be clocked by a crystal connected to

XTLI and XTLO or directly from a clock source connected

to the XTLI pin. The circuit required to use the on-chip

oscillator is shown opposite.

XTLI

XTLO

Figure 6: Crystal Oscillator Circuit

Frequency

Range

(MHz)

C1 (pF) C2 (pF)

R1 ( Ω

Ω)

R2 ( Ω

Ω)

1.8432 – 8

220K

470R

8-60

33-68

33 – 68 220K-2M2

470R

Table 36: Component Values

Note:

For better stability use a smaller value of R1. Increase

R1to reduce power consumption.

The total capacitive load (C1 in series with C2) should

be that specified by the crystal manufacturer (nominally

16pF)

6.11 Additional Features

6.11.1 Additional Status Register ‘ASR’

ASR[0]: Transmitter disabled

logic 0 ⇒ The transmitter is not disabled by in-band flow

control.

logic 1 ⇒ The receiver has detected an XOFF, and has

disabled the transmitter.

This bit is cleared after a hardware reset or channel

software reset. The software driver may write a 0 to this bit

to re-enable the transmitter if it was disabled by in-band

flow control. Writing a 1 to this bit has no effect.

ASR[1]: Remote transmitter disabled

logic 0 ⇒ The remote transmitter is not disabled by in-

band flow control.

logic 1 ⇒ The transmitter has sent an XOFF character,

to disable the remote transmitter. (Cleared

when a subsequent XON is sent).

This bit is cleared after a hardware reset or chann el

software reset. The software driver may write a 0 to this bit

to re-enable the remote transmitter (an XON is

transmitted). Writing a 1 to this bit has no effect.

Note : The remaining bits (ASR[7:2]) of this register are read only

ASR[2]: RTS

This is the complement of the actual state of the RTS# pin

when the device is not in loopback mode. The driver

software can determine if the remote transmitter is disabled

by RTS# out-of-band flow control by reading this bit. In

OX16CF950 Datasheet(PDF) 40 Page - List of Unclassifed Manufacturers

OX16CF950 Datasheet(HTML) 40 Page - List of Unclassifed Manufacturers

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

Datasheet Download

Link URL