| Electronic Components Datasheet Search |
|
OX16CF950 Datasheet(PDF) 16 Page - List of Unclassifed Manufacturers |
|
|
|||||||||||||||||||||||||||||
OX16CF950 Datasheet(HTML) 16 Page - List of Unclassifed Manufacturers |
|
16 / 60 page ![]() Page 16 OXCF950 DATA SHEET V1.1 OXFORD SEMICONDUCTOR LTD. 5.5.1 Configuration Options Register ‘COR’ (offset 0xF8) The configuration options register is used to configure PCMCIA/CF cards that have programmable address decoders. Once the card’s client driver has successfully parsed the CIS, it will attempt to obtain system resources, as requested by the CIS. On completion of this it assigns the resources to the card via the COR. The COR format and description is given in Table 14. D7 D6 D5 D4 D3 D2 D1 D0 SRESET LevIREQ Function Configuration Index Field Type Description SRESET R/W Software reset Setting this field to ‘1’ places the card in the reset state. This is equivalent to setting the RESET signal (on pin) except this SRESET field is not reset. Returning this field to ‘0’ leaves the card in the same un-configured, reset state as the card would be following a power-up and hard reset. LevIREQ1 R/W Level Mode IREQ# Setting this field to ‘1’ enables level type interrupts Setting this field to ‘0’ enables pulse type interrupts Function Configuration Index R/W Configuration Index The host sets this field to the value of the Configuration Entry Number field of a Configuration Table Entry tuple as defined in the CIS. On setting the non-zero value in this field the function IO is enabled and IO accesses are allowed. When the field is set to zero (e.g. after a hard reset) the card will be configured to memory only mode and all IO accesses will be ignored by the card. Table 14: Configuration Option Register Note 1 The default tuples in the CIS tell the host that only level type interrupts are supported to allow lowest power consumption. The OXCF950 supports both level and pulse type interrupts, and if a particular manufacturer requires to use pulse type, or both, then the CIS can be modified using the external EEPROM. 5.5.2 Configuration Status Register ‘CSR’ (Offset 0xFA) The Configuration and Status Register is an optional register, supported by the OXCF950. The register allows additional control over a function’s configuration and reports status related to the function’s configuration. D7 D6 D5 D4 D3 D2 D1 D0 Changed SigChg IOIs8 RFU Audio PwrDwn Intr IntrAck Field Type Description Changed R If a PCMCIA/CF card is using the I/O interface, the function’s Pin Replacement register is present and one or more of the state change signals in the Pin Replacement Register are set to one(1), or one Event bits in the Extended Status Register are set (1) and the corresponding Enable bit is set (1), the function shall set this field to one (1). If a PCMCIA/CF card is not using the I/O interface or the function’s Pin Replacement register is not present, this field is undefined and should be ignored. SigChg1 R/W This field serves as a gate for STSCHG# If a PCMCIA/CF card is using the I/O interface and both the Changed and SigChg fields are set to one (1), the function shall assert STSCHG#. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |