ATPL00B datasheet(2/152 Pages) ATMEL

2 / 152 page

Atmel ATPL00B [datasheet]

43028A-ATPL - 9/12

Description

The ATPL00B is a Power Line Communications System on Chip that implements a

full PLC node using FSK modulations and includes a hardwired Medium Access

Controller (ADD1210). It has been developed to reduce the CPU computational load

in PLC systems. Thus, the microcontroller is free to be used in the applications tasks.

MAC functional capabilities of ATPL00B (performed in ADD1210 Medium Access

Controller) involve the construction of message packets, adding convolutional or FEC

(Forward Error Correction) codes to bytes and FCS (Frame Check Sequence) to

packets. In reception, the MAC provides frame detection and Viterbi decoding or FCS

and FEC correction.

ATPL00B MAC design is versatile and allows users to create a wide range of

datagram structures. The MAC shall be set in a bypass mode allowing direct

connection between the microcontroller and the modem to support old FSK software

that doesn‟t include the MAC.

ATPL00B PLC modem (ADD1310) is based on a Frequency-shift keying (FSK)

Modulation Scheme supporting Minimum Shift Frequency (MSK) in the C-Band with

carrier frequency of 132,5KHz. It shall work using a single power supply of 3.3V and

few

external

components,

supporting

several

Analog

Front

End

(AFE)

configurations suitable for Home Automation purposes. It shall replace the traditional

analog PLC modem and can use the same software libraries or a simplified version if

the hardwired MAC is used. The PLC modem fits CENELEC C-band and EN50065-1

access rules, and has receiver sensitivity up to 44dBμVrms (158 μVrms).

ATPL00B core (ADD8051C3A) includes all features of the standard 8051, with an

average speed up to x5 and some additional features.

The microcontroller includes some specific peripherals as 4 input / 4 output dimmers

for power regulation (phase angle control), and also

capable of generating Pulse-

Width Modulation (PWM) control.

A flash program loader allows downloading the microcontroller program in a standard

SPI serial flash memory and executing it from internal SRAM. In the start-up process,

the program is uploaded from serial flash to the internal 128Kbytes of SRAM before

starting the execution. After that, the free space in the serial flash shall be used to

store application data. ATPL00B includes an encryption engine for code protection.

Using a larger flash, several programs may be stored at the same time and the

microcontroller shall switch from one program to another. This feature could be used

to reprogram the SoC using PLC downloading.

ATPL00B Datasheet(PDF) 2 Page - ATMEL Corporation

ATPL00B Datasheet(HTML) 2 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL