Electronic Components Datasheet Search
  English  ▼

X  

AD8367S Datasheet(PDF) 18 Page - Analog Devices

Part # AD8367S
Description  Variable Gain Amplifier with Automatic Gain Control Detector
PDF  19 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD8367S Datasheet(HTML) 18 Page - Analog Devices

Back Button AD8367S Datasheet HTML 11Page - Analog Devices AD8367S Datasheet HTML 12Page - Analog Devices AD8367S Datasheet HTML 13Page - Analog Devices AD8367S Datasheet HTML 14Page - Analog Devices AD8367S Datasheet HTML 15Page - Analog Devices AD8367S Datasheet HTML 16Page - Analog Devices AD8367S Datasheet HTML 17Page - Analog Devices AD8367S Datasheet HTML 18Page - Analog Devices AD8367S Datasheet HTML 19Page - Analog Devices  
Zoom Inzoom in Zoom Outzoom out
 18 / 19 page
background image
Figure 12: AGC Response to a 32 dB step in input level (f = 50 MHz)
It is important to understand that RAGC does not act as if in shunt with CAGC. Rather, the error-correction process is that
of a true integrator, to guarantee an output that is exactly equal in rms amplitude to the specified setpoint. For large
changes in input level, the integrating action of this loop is most apparent. The slew rate of VAGC is determined by the
peak output current from the detector and the capacitor. Thus, for a representative value of CAGC = 3 nF, this rate is
about 20 Vrms or 10 dB/us, while the small-signal bandwidth is 1 kHz.
Most AGC loops incorporating a true error-integrating technique have a common weakness. When driven from an
increasingly larger signal, the AGC bias increases to reduce the gain. However, eventually the gain falls to its
minimum value, for which further increase in this bias has no effect on the gain. That is, the voltage on the loop
capacitor is forced progressively higher because the detector output is a current, and the AGC bias is its integral.
Consequently, there is always a precipitous increase in this bias voltage when the input to the AD8367S exceeds that
value that overdrives the detector, and because the minimum gain is -2.5 dB, that happens for all inputs 2.5 dB
greater than the setpoint of about 350 mVrms. If possible, the user should ensure that this limitation is preserved,
preferably with a guard-band of 5 dB to 10 dB below overload.
In some cases, if driven into AGC overload, the AD8367S requires unusually long times to recover; that is, the voltage
at DETO remains at an abnormally high value and the gain is at its lowest value. To avoid this situation, it is
recommended that a clamp be placed on the DETO pin, as shown in Figure 13.
Figure 13. External Clamp to prevent AGC Overload. The resistive divider network,
RA and RB, should be designed such that the base of Q1 is driven to 0.5 V.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com