MP1496S – SYNCHRONOUS, STEP-DOWN CONVERTER WITH INTERNAL MOSFETS

MP1496S Rev.1.1

www.MonolithicPower.com

12

3/29/2017

MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.

© 2017 MPS. All Rights Reserved.

Selecting the Output Capacitor

The output capacitor (C2) maintains the DC

output voltage. Use ceramic, tantalum, or low

ESR electrolytic capacitors. For best results,

use low-ESR capacitors to keep the output

voltage ripple low. The output voltage ripple can

be estimated by:

OUT

OUT

OUT

ESR

S1

IN

S

VV

1

V1

R

fL

V

8 f

C2







 









 

 

ESR value of the output capacitor.

For

ceramic

capacitors,

the

capacitance

dominates the impedance at the switching

frequency, and causes most of the output

voltage ripple. For simplification, the output

voltage ripple can be estimated by:

OUT

OUT

OUT

2

IN

S1

VV

∆V1

V

8f

L

C2



 



 



For tantalum or electrolytic capacitors, the ESR

dominates the impedance at the switching

frequency. For simplification, the output ripple

can be approximated to:

OUT

OUT

OUT

ESR

IN

S1

VV

∆V1

R

fL

V



 









The characteristics of the output capacitor also

affect the stability of the regulation system. The

MP1496S can be optimized for a wide range of

capacitance and ESR values.

External Bootstrap Diode

An external bootstrap diode can improve the

regulator

efficiency,

given

the

following

applicable conditions:





Duty cycle is high: D=

IN

OUT

V

V

>65%

In these cases, use an external BST diode from

the VCC pin to BST pin, as shown in Figure 5.

SW

BST

MP1496S

C

L

BST

External BST Diode

VCC

IN4148

Figure 5: Optional External Bootstrap Diode to

Enhance Efficiency

The recommended external BST diode is

IN4148, and the BST capacitor value is 0.1µF

to 1μF.

PCB layout is very important to achieve stable

operation especially for VCC capacitor and

input capacitor placement. For best results,

follow these guidelines:

1) Use large ground plane directly connect to

GND pin. Add vias near the GND pin if bottom

layer is ground plane.

2) Place the VCC capacitor to VCC pin and

GND pin as close as possible. Make the trace

length of VCC pin-VCC capacitor anode-VCC

capacitor cathode-chip GND pin as short as

possible.

3) Place the ceramic input capacitor close to IN

and GND pins. Keep the connection of input

capacitor and IN pin as short and wide as

possible.

4) Route SW, BST away from sensitive analog

areas such as FB. It’s not recommended to

route SW, BST trace under chip’s bottom side.

5) Place the T-type feedback resistor R9 close

to chip to ensure the trace which connects to

FB pin as short as possible

Notes:

9) The recommended layout is based on the Figure 6 Typical

Application circuit on the last page.