Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

PAC5232 Datasheet(PDF) 40 Page - Active-Semi, Inc

Part # PAC5232
Description  Power Application Controller
PDF  66 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ACTIVE-SEMI [Active-Semi, Inc]
Direct Link  http://www.active-semi.com
Logo ACTIVE-SEMI - Active-Semi, Inc

PAC5232 Datasheet(HTML) 40 Page - Active-Semi, Inc

Back Button PAC5232 Datasheet HTML 36Page - Active-Semi, Inc PAC5232 Datasheet HTML 37Page - Active-Semi, Inc PAC5232 Datasheet HTML 38Page - Active-Semi, Inc PAC5232 Datasheet HTML 39Page - Active-Semi, Inc PAC5232 Datasheet HTML 40Page - Active-Semi, Inc PAC5232 Datasheet HTML 41Page - Active-Semi, Inc PAC5232 Datasheet HTML 42Page - Active-Semi, Inc PAC5232 Datasheet HTML 43Page - Active-Semi, Inc PAC5232 Datasheet HTML 44Page - Active-Semi, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 40 / 66 page
background image
Power Application Controller
-40-
Rev 1.1
6-Jan-2018
signals according to Table 12-2, with configurable delays as shown in Table 12-3 Power Driver
Propagation Delay.
Refer to the PAC5232 User Guide and PAC
® application notes and user guide for additional information
on power drivers control programming.
Table 12-2 Microcontroller Port and PWM to Power Driver Mapping
PART
NUMBER
DRL0
DRL1
DRL2
DRH3
DRH4
DRH5
PAC5232
PWMA0
PWMA1
PWMA2
PWMA3/
PWMA4/
PWMB0
PWMA5/
PWMC0
PWMA6/
PWMD0
Table 12-3 Power Driver Propagation Delay
DRLx
DRHx
135ns
155ns
12.7
Gate Driver Fault Protection
The ASPD incorporates a configurable fault protection mechanism using protection signal from the
Configurable Analog Front End (CAFE), designated as protection event 1 (PR) signal. The
DRL0/DRL1/DRL2 drivers are designated as low-side group 1. The DRH3/DRH4/DRH5 gate drivers are
designated as high-side group 1. The PR signal from the CAFE can be used to disable low-side group 1,
high-side group 1, or both depending on the PR mask bit settings.
12.8
Electrical Characteristics
Table 12-4 Gate Driver Electrical Characteristics
(VP = 12V, and TA = -40C to 105C unless otherwise specified.)
SYMBOL
PARAMETER
CONDITIONS
MIN
TYP
MAX
UNIT
Low-Side Gate Drivers (DRLx pins)
VOH;DRL
High-level output voltage
IDRLx = -50mA
VP-0.3
V
VOL;DRL
Low-level output voltage
IDRLx = 50mA
0.3
V
IOHPK;DRL
Output high source current
10
s pulse
2
A
IOLPK;DRL
Output low sink current
10
s pulse
2
A
High-Side Gate Drivers (DRHx, DRBx and DRSx pins)
VDRS
Level-shift driver source voltage
range
-10
VM + 10
V
VDRB
Bootstrap pin voltage range
Relative to VDRS
10
20
V
Relative to VSS
175
V
VUVLO;DRB
Bootstrap UVLO threshold
VDRBx rising
8.5
V
Hysteresis
1
V
IBS;DRB
Bootstrap supply current
Current from DRBx to DRSx
28
A



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com