Electronic Components Datasheet Search
  English  ▼

X  

EL7583IREZ Datasheet(PDF) 13 Page - Renesas Technology Corp

Part # EL7583IREZ
Description  3-Channel DC/DC Converter
PDF  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

EL7583IREZ Datasheet(HTML) 13 Page - Renesas Technology Corp

Back Button EL7583IREZ Datasheet HTML 8Page - Renesas Technology Corp EL7583IREZ Datasheet HTML 9Page - Renesas Technology Corp EL7583IREZ Datasheet HTML 10Page - Renesas Technology Corp EL7583IREZ Datasheet HTML 11Page - Renesas Technology Corp EL7583IREZ Datasheet HTML 12Page - Renesas Technology Corp EL7583IREZ Datasheet HTML 13Page - Renesas Technology Corp EL7583IREZ Datasheet HTML 14Page - Renesas Technology Corp EL7583IREZ Datasheet HTML 15Page - Renesas Technology Corp EL7583IREZ Datasheet HTML 16Page - Renesas Technology Corp  
Zoom Inzoom in Zoom Outzoom out
 13 / 16 page
background image
EL7583
FN7335 Rev 5.00
Page 13 of 16
May 12, 2006
Two-Stage Negative Charge Pump Circuit
The maximum VOFF output voltage for N+1 stage charge pump is:
R21 and R22 determine VOFF output voltage:
where VREF is 1.310V.
Over-Temperature Protection
An internal temperature sensor continuously monitors the
die temperature. In the event that die temperature exceeds
the thermal trip point, the device will shut down and disable
itself. The upper and lower trip points are typically set to
130°C and 90°C respectively.
PCB Layout Guidelines
Careful layout is critical in the successful operation of the
application. The following layout guidelines are
recommended to achieve optimum performance.
•VREF and VDDB bypass capacitors should be placed next
to the pins.
• Place the boost converter diode and inductor close to the
LX pins.
• Place the boost converter output capacitor close to the
PGND pins.
• Locate feedback dividers close to their respected
feedback pins to avoid switching noise coupling into the
high impedance node.
• Switching output PCB traces should not cross, or be laid
out adjacent to, feedback traces without using a grounded
shielding trace or layer. This is to prevent undesirable
switching interactions coupling into the feedback inputs.
• Place the charge pump feedback resistor network after the
diode and output capacitor node to avoid switching noise.
• All low-side feedback resistors should be connected
directly to VSSB. VSSB should be connected to the power
ground close at one point only.
A demo board is available to illustrate the proper layout
implementation.
-
+
VSSN
DRVN
FBN
VDDN
CCPN
COUT2
VLX
COUT2
R21
R22
CCPN
VREF
VOFF
5V-17V
RONN
RONP
VOFF max
 IOUT 2RONN
RONP 2VDIODE - IOUT
1
0.5 FS CCPN
--------------------------------------------
++
- IOUT
1
0.5 FS COUT2
------------------------------------------------ -
VDDN
- N VLX max
 N2 VDIODE IOUT
1
0.5 FS CCPN
--------------------------------------------
+
+
IOUT
1
0.5 FS COUT2
------------------------------------------------
+
VOFF
-VREF
R21
R22
----------
=



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com