CY2283
PRELIMINARY
4
Byte 1: CPU Active/Inactive Register
(1 = Active, 0 = Inactive), Default = Active
Bit
Pin #
Description
Bit 7
47
USBCLK
Bit 6
N/A
(Reserved) drive to ‘0’
Bit 5
N/A
(Reserved) drive to ‘0’
Bit 4
N/A
Not used - drive to ‘0’
Bit 3
40
CPUCLK3 (Active/Inactive)
Bit 2
41
CPUCLK2 (Active/Inactive)
Bit 1
43
CPUCLK1 (Active/Inactive)
Bit 0
44
CPUCLK0 (Active/Inactive)
Byte 3: SDRAM Active/Inactive Register
(1 = Active, 0 = Inactive), Default = Active
Bit
Pin #
Description
Bit 7
28
SDRAM7 (Active/Inactive)
Bit 6
29
SDRAM6 (Active/Inactive)
Bit 5
31
SDRAM5 (Active/Inactive)
Bit 4
32
SDRAM4 (Active/Inactive)
Bit 3
34
SDRAM3 (Active/Inactive)
Bit 2
35
SDRAM2 (Active/Inactive)
Bit 1
37
SDRAM1 (Active/Inactive)
Bit 0
38
SDRAM0 (Active/Inactive)
Byte 5: Peripheral Active/Inactive Register
(1 = Active, 0 = Inactive), Default = Active
Bit
Pin #
Description
Bit 7
N/A
(Reserved) drive to ‘0’
Bit 6
N/A
(Reserved) drive to ‘0’
Bit 5
N/A
(Reserved) drive to ‘0’
Bit 4
N/A
(Reserved), drive to ‘0’
Bit 3
N/A
(Reserved) drive to ‘0’
Bit 2
N/A
(Reserved) drive to ‘0’
Bit 1
N/A
(Reserved) drive to ‘0’
Bit 0
2
REF0 (Active/Inactive)
Byte 2: PCI Active/Inactive Register
(1 = Active, 0 = Inactive), Default = Active
Bit
Pin #
Description
Bit 7
--
(Reserved) drive to ‘0’
Bit 6
7
PCICLK_F (Active/Inactive)
Bit 5
15
AGP1 (Active/Inactive)
Bit 4
14
AGP0 (Active/Inactive)
Bit 3
12
PCICLK3 (Active/Inactive)
Bit 2
11
PCICLK2 (Active/Inactive)
Bit 1
10
PCICLK1 (Active/Inactive)
Bit 0
8
PCICLK0 (Active/Inactive)
Byte 4: SDRAM Active/Inactive Register
(1 = Active, 0 = Inactive), Default = Active
Bit
Pin #
Description
Bit 7
N/A
Not used - drive to ‘0’
Bit 6
N/A
Not used - drive to ‘0’
Bit 5
N/A
Not used - drive to ‘0’
Bit 4
N/A
Not used - drive to ‘0’
Bit 3
17
SDRAM11
Bit 2
18
SDRAM10
Bit 1
20
SDRAM9
Bit 0
21
SDRAM8
Byte 6: Reserved, for future use
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
